- 您現在的位置：買賣IC網 > PDF目錄382592 > TL16PC564BLVPZ (Texas Instruments, Inc.) Tools, Stencil; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes PDF資料下載
參數資料
| 型號： | TL16PC564BLVPZ |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Tools, Stencil; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes |
| 中文描述： | 的PCMCIA通用異步收發器 |
| 文件頁數： | 1/33頁 |
| 文件大小： | 488K |
| 代理商： | TL16PC564BLVPZ |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
TL16PC564B, TL16PC564BLV
PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
SLLS225A – MARCH 1996 – REVISED FEBRUARY 1998
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Integrated Asynchronous Communications
Element (ACE) Compatible With PCMCIA
PC Card Standard Release 2.01
Consists of a Single TL16C550 ACE Plus
PCMCIA Interface Logic
Provides Common I-Bus/Z-Bus
Microcontroller Inputs for Most Intel
and
Zilog
Subsystems
Fully Programmable 256-Byte Card
Information Structure (CIS) and 8-Byte Card
Configuration Register (CCR)
Adds or Deletes Standard Asynchronous
Communication Bits (Start, Stop and
Parity) to or From Serial Data Stream
Independently Controlled Transmit,
Receive, Line Status, and Data Set
Interrupts
Subsystem Selectable Serial-Bypass Mode
Provides Subsystem With Direct Parallel
Access to the FIFOs
description
The TL16PC564B/BLV
is designed to provide all the functions necessary for a Personal Computer Memory
Card International Association (PCMCIA) universal asynchronous receiver transmitter (UART) subsystem
interface. This interface provides a serial-to-parallel conversion for data to and from a modem
coder-decoder/digital signal processor (CODEC/DSP) function to a PCMCIA parallel data-port format. A
computer central processing unit (CPU), through a PCMCIA host controller, can read the status of the
asynchronous communications element (ACE) interface at any point in the operation. Reported status
information includes the type of transfer operation in process, the status of the operation, and any error
conditions encountered.
Attribute memory consists of a 256-byte card information structure (CIS) and eight 8-byte card configuration
registers (CCR). The CIS, implemented with a dual-port random-access memory (DPRAM), is available to both
the host CPU and subsystem (modem), as are the CCRs. This DPRAM is used in place of the electrically
erasable programmable read-only memory (EEPROM) normally used for the CIS. At power up, attribute
memory is initialized by the subsystem.
The TL16PC564B/BLV uses a TL16C550 ACE-type core with an expanded 64
×
11 receiver first-in-first-out
(FIFO) memory and a 64
×
8 transmitter FIFO memory. The receiver trigger logic flags have been adjusted in
order to take full advantage of the increased capacity when in the extended mode. In addition, eight of the UART
registers have been mapped into the subsystem (modem) memory space as read-only registers. This allows
the subsystem to read UART status information.
Fully Programmable Serial-Interface
Characteristics:
– 5-, 6-, 7-, or 8-Bit Characters
– Even-, Odd-, or No-Parity Bit Generation
and Detection
– 1-, 1 1/2-, or 2-Stop Bit Generation
– Baud-Rate Generation
Fully Prioritized Interrupt System Controls
Modem Control Functions
Provides TL16C450 Mode at Reset Plus
Selectable Normal TL16C550 Operation or
Extended 64-Byte FIFO Mode
Selectable Auto-RTS Mode Deactivates
RTS at 14 Bytes in 550 Mode and at
56 Bytes in Extended 550 Mode
Selectable Auto-CTS Mode Deactivates
Serial Transfers When CTS is Inactive
Available in 100 Pin Thin Quad Flatpack
(PZ) Package
A subsystem-selectable serial-bypass mode has been implemented to allow the subsystem to bypass the serial
portion of the UART and write directly to the receiver FIFO and read directly from the transmitter FIFO. Interrupt
operation is not affected in this mode.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Intel is a registered trademark of Intel System, Inc.
Zilog is a registered trademark of Zilog Incorporated
Patent pending
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
1998, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| TL16PC564BLV | PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER |
| TL172C | NORMALLY OFF SILICON HALL-EFFECT SWITCH |
| TL2218-285YPW | EXCALIBUR CURRENT-MODE SCSI TERMINATOR |
| TL2218 | EXCALIBUR CURRENT-MODE SCSI TERMINATOR |
| TL2218-285Y | EXCALIBUR CURRENT-MODE SCSI TERMINATOR |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TL16PC564BPZ | 功能描述:UART 接口集成電路 Sngl UART w/64-Byte FIFOs PCMCIA Ifc RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16PC564BPZG4 | 功能描述:UART 接口集成電路 Sgl UART w/64-Byte Fifos RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16PIR552 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL UART WITH DUAL IrDA AND 1284 PARALLEL PORT |
| TL16PIR552PH | 功能描述:UART 接口集成電路 Dual UART w/Dl IrDA & 1284 Parallel Port RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16PIR552PHG4 | 功能描述:UART 接口集成電路 DUAL UART W/DUAL IRDA & 1284 PORT RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。