- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98239 > TLC3544IPW (TEXAS INSTRUMENTS INC) 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC3544IPW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| 封裝： | GREEN, PLASTIC, TSSOP-20 |
| 文件頁(yè)數(shù)： | 14/44頁(yè) |
| 文件大小： | 1000K |
| 代理商： | TLC3544IPW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C – OCTOBER 2000 – REVISED MAY 2003
21
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
conversion mode (continued)
Sweep Mode (Mode 10): During each operation, all of the channels listed in the sweep sequence (D[4:3] of
the CFR register) are sampled and converted at one time according to the programmed sequence. The results
are stored in the FIFO. When the FIFO threshold is reached, an interrupt (INT) is generated, and the operation
ends. If the FIFO threshold is reached before all of the listed channels are visited, the remaining channels are
ignored. This allows the host to change the sweep sequence length. The mode 10 operation starts with the
WRITE CFR command to set the sweep sequence. The following triggers (CS, FS, or CSTART, depending on
the interface) start the samplings and conversions of the listed channels in sequence until the FIFO threshold
is hit. If CS or FS starts the sampling, the SDI data must be any one of the SELECT commands to set the
converter in the conversion state. However, this command is a dummy code. It does not change the existing
conversion sequence. After the FIFO is full, the converter waits for the FIFO READ. It does nothing before the
FIFO READ or the WRITE CFR command is issued. The host must read the FIFO completely or write the CFR.
If CSTART triggers the samplings, the host must issue an extra SELECT/CONVERSION command (select any
channel) via CS or FS after the FIFO READ or WRITE CFR. This extra period is named the arm period and is
used to set the converter into the conversion state, but does not affect the existing conversion sequence.
Besides, if FS initiates the operation and CSTART triggers the sampling and conversions, CS must not toggle
during the conversion.
Repeat Sweep Mode (Mode 11): This mode works in the same way as mode 10, except that it is not necessary
to read the FIFO before the next operation after the FIFO threshold is hit. The next SWEEP can repeat
immediately, but the contents in the FIFO are replaced by the new results. The host can read the FIFO
completely, then issue the next SWEEP or repeat the SWEEP immediately (with the existing sweep sequence)
by issuing sampling/conversion triggers (CS, FS or CSTART) or change the device setting with the WRITE CFR.
The memory effect of charge redistribution DAC exists when the mux switches from one channel to another.
This degrades the channel-to-channel isolation if the channel changes after each conversion. For example, in
mode 10 and 11, the isolation is about 70 dB for the sweep sequence 0-1-2-3-4 (refer to Figure 8). The memory
effect can be reduced by increasing the sampling time or using the sweep sequence 0-0-2-2-4-4-6-6 and
ignoring the first sample of each channel. Figure 8 shows the typical isolation vs throughput rate when applying
a sine signal (35 kHz, 3.5 Vp-p) on CH0 and dc on CH1 converting both channels alternately and measuring the
attenuation of the sine wave in CH1.
Throughput – KSPS
60
70
80
90
100
0
50
100
150
200
CHANNEL-TO-CHANNEL ISOLATION
vs
THROUGHPUT
Channel-to-Channel
Isoltaion
–
dB
Figure 8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC3548CDWG4 | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| TLC3544CDW | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC3548CPWRG4 | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| TLC3548CDW | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| TLC3548CDWRG4 | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC3544IPWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14B 5V 200KSPS 4-CH Unipolar ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLC3544IPWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14 bit 5V 200KSPS 4 Channel Unipolar RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLC3544IPWRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14 bit 5V 200KSPS 4 Channel Unipolar RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLC3545 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V. LOW POWER, 14-BIT, 200-KSPS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO-POWER DOWN |
| TLC3545EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 TLC3545 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。