欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLC3578IDW
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24
封裝: GREEN, PLASTIC, SOP-24
文件頁數: 6/49頁
文件大小: 1137K
代理商: TLC3578IDW
TLC3574, TLC3578, TLC2574, TLC2578
5V ANALOG, 3/5V DIGITAL, 14/12BIT, 200KSPS, 4/8CHANNEL
SERIAL ANALOGTODIGITAL CONVERTERS WITH ±10V INPUTS
SLAS262C OCTOBER 2000 REVISED MAY 2003
14
WWW.TI.COM
timing requirements over recommended operating free-air temperature range, AVDD = 5 V,
DVDD = 5 V, VREFP = 4 V, VREFM = 0 V, SCLK frequency = 25 MHz (unless otherwise noted) (continued)
CS trigger
PARAMETERS
MIN
TYP
MAX
UNIT
tsu(2)
Setup time, CS falling edge before SCLK rising edge, at 25-pF load
12
ns
td(4)
Delay time, delay time from the falling edge of 16th SCLK to CS rising edge, at 25 pF load
(see Note 12)
5
ns
tw(2)
Pulse width of CS high, at 25-pF load
1
tc(1)
td(5)
Delay time, delay from CS falling edge to MSB of SDO valid (reaches 90%
DVDD = 5 V
0
12
ns
td(5)
Delay time, delay from CS falling edge to MSB of SDO valid (reaches 90%
final level), at 10 pF load
DVDD = 2.7 V
0
30
ns
td(6)
Delay time, delay from CS rising edge to SDO 3-state, at 10-pF load
0
6
ns
td(7)
Delay time, delay from CS falling edge to INT rising edge, at 10-pF load
DVDD = 5 V
0
6
ns
td(7)
Delay time, delay from CS falling edge to INT rising edge, at 10-pF load
DVDD = 2.7 V
0
16
ns
Specified by design
NOTE 12: For normal short sampling, td(4) is the delay time from the falling edge of 16th SCLK to CS rising edge.
For normal long sampling, td(4) is the delay time from the falling edge of 48th SCLK to CS rising edge.
Hi-Z
ID15
OD1
OD0
ID1
116
OD15
Don’t Care
ID0
OR
tsu(2)
td(4)
tw(2)
td(7)
td(5)
Hi-Z
Don’t Care
VIH
VIL
CS
SCLK
SDI
SDO
EOC
INT
td(6)
Don’t Care
OD7
OD15
The dotted line means signal may or may not exist, depending on application. It must be ignored.
Normal sampling mode, CS initiates the conversion, FS must be tied to high. When CS is high, SDO is in Hi-Z, all inputs (FS, SCLK,
SDI) are inactive and are ignored.
Figure 2. Critical Timing for CS Trigger
相關PDF資料
PDF描述
TLC3578IDWRG4 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24
TLC2578IDWR 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24
TLC3574IPWR 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
TLC2574IPWR 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
TLC2574IDWR 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
相關代理商/技術參數
參數描述
TLC3578IDW 制造商:Texas Instruments 功能描述:IC's
TLC3578IDWG4 功能描述:模數轉換器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLC3578IDWR 功能描述:模數轉換器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLC3578IDWRG4 功能描述:模數轉換器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLC3578IPW 功能描述:模數轉換器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
主站蜘蛛池模板: 聂拉木县| 新疆| 泸西县| 康马县| 渭源县| 丽江市| 济南市| 金门县| 宁国市| 珲春市| 新田县| 营山县| 定陶县| 高要市| 浦江县| 维西| 济源市| 新密市| 高阳县| 靖远县| 舒兰市| 谷城县| 合作市| 平陆县| 余庆县| 蒙城县| 邢台县| 祁门县| 仲巴县| 淮安市| 建瓯市| 驻马店市| 马关县| 黎城县| 三都| 阿图什市| 外汇| 巴南区| 沾化县| 罗山县| 昌图县|