- 您現在的位置：買賣IC網 > PDF目錄98237 > TLC3578IPWR (TEXAS INSTRUMENTS INC) 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 PDF資料下載
參數資料
| 型號： | TLC3578IPWR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| 封裝： | GREEN, PLASTIC, TSSOP-24 |
| 文件頁數： | 7/49頁 |
| 文件大小： | 1137K |
| 代理商： | TLC3578IPWR |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
TLC3574, TLC3578, TLC2574, TLC2578
5V ANALOG, 3/5V DIGITAL, 14/12BIT, 200KSPS, 4/8CHANNEL
SERIAL ANALOGTODIGITAL CONVERTERS WITH ±10V INPUTS
SLAS262C OCTOBER 2000 REVISED MAY 2003
15
WWW.TI.COM
timing requirements over recommended operating free-air temperature range, AVDD = 5 V,
DVDD = 5 V, VREFP = 4 V, VREFM = 0 V, SCLK frequency = 25 MHz (unless otherwise noted) (continued)
FS trigger
PARAMETERS
MIN
TYP
MAX
UNIT
td(8)
Delay time, delay from CS falling edge to FS rising edge at 25-pF load
0.5
tc(1)
tsu(3)
Setup time, FS rising edge before SCLK falling edge at 25-pF load
0.25
×tc(1)
0.5
×tc(1)+ 5
ns
tw(3)
Pulse width of FS high, at 25-pF load
0.75
×tc(1)
tc(1)
1.25
×tc(1)
ns
td(9)
Delay time, delay from FS rising edge to MSB of SDO valid
DVDD = 5 V
26
ns
td(9)
Delay time, delay from FS rising edge to MSB of SDO valid
(reaches 90% final level), at 10-pF load
DVDD = 2.7 V
30
ns
td(10) Delay time, delay from FS rising edge to next FS rising edge, at 25-pF load
Required
sampling time +
conversion time
ns
td(11)
Delay time, delay from FS rising edge to INT rising edge, at
DVDD = 5 V
0
6
ns
td(11)
Delay time, delay from FS rising edge to INT rising edge, at
10-pF load
DVDD = 2.7 V
0
16
ns
Specified by design
ID15
OD1
OD0
ID1
Hi-Z
1
16
OD15
ID0
Don’t Care
ID15
OD15
OR
td(10)
tw(3)
td(8)
tsu(3)
td(9)
td(11)
Don’t Care
Hi-Z
VIH
VIL
VOH
CS
FS
SCLK
SDI
SDO
EOC
INT
The dotted line means signal may or may not exist, depending on application. It must be ignored.
Normal sampling mode, FS initiates the conversion, CS can be tied to low. When CS is high, SDO is in Hi-Z, all inputs (FS, SCLK,
SDI) are inactive and are ignored.
Figure 3. Critical Timing for FS Trigger
相關PDF資料 |
PDF描述 |
|---|---|
| TLC3574IPWG4 | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC2574IPWG4 | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC3578IDWR | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| TLC2574IDW | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC3574IDW | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLC3578IPWRG4 | 功能描述:模數轉換器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLC363C | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
| TLC363C20V8 | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
| TLC363C20V8-7 | 制造商:Diodes Incorporated 功能描述:ZENER TRIPLE PARALLEL 20.8V 5% 200MW 6PIN SOT-363 - Tape and Reel |
| TLC363C5V5 | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
發布緊急采購，3分鐘左右您將得到回復。