- 您現在的位置：買賣IC網 > PDF目錄98243 > TLC5617ID (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 PDF資料下載
參數資料
| 型號： | TLC5617ID |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| 文件頁數： | 10/21頁 |
| 文件大小： | 307K |
| 代理商： | TLC5617ID |
TLC5617, TLC5617A
PROGRAMMABLE DUAL 10-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS151B – JULY 1997 – REVISED MARCH 2000
18
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
linearity, offset, and gain error using single end supplies (continued)
For a DAC, linearity is measured between zero input code (all inputs 0) and full-scale code (all inputs 1) after
offset and full-scale are adjusted out or accounted for in some way. However, single supply operation does not
allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity
is measured between full-scale code and the lowest code that produces a positive output voltage. For the
TLC5617, the zero-scale (offset) error is plus or minus 3 LSB maximum. The code is calculated from the
maximum specification for the negative offset.
power-supply bypassing and ground management
Printed-circuit boards that use separate analog and digital ground planes offer the best system performance.
Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected
together at the low-impedance power-supply source. The best ground connection may be achieved by
connecting the DAC AGND terminal to the system analog ground plane, making sure that analog ground
currents are well managed.
A 0.1-
F ceramic bypass capacitor should be connected between VDD and AGND and mounted with short leads
as close as possible to the device. Use of ferrite beads may further isolate the system analog and digital power
supplies.
Figures 26 shows the ground plane layout and bypassing technique.
0.1
F
Analog Ground Plane
1
2
3
4
8
7
6
5
Figure 26. Power-Supply Bypassing
saving power
Setting the DAC register to all 0s minimizes power consumption by the reference resistor array and the output
load when the system is not using the DAC.
ac considerations/analog feedthrough
Higher frequency analog input signals may couple to the output through internal stray capacitance. Analog
feedthrough is tested by holding CS high, setting the DAC code to all 0s, sweeping the frequency applied to
REFIN, and monitoring the DAC output.
相關PDF資料 |
PDF描述 |
|---|---|
| TLC5617ACP | SERIAL INPUT LOADING, 2 us SETTLING TIME, 10-BIT DAC, PDIP8 |
| TLC5617AIP | SERIAL INPUT LOADING, 2 us SETTLING TIME, 10-BIT DAC, PDIP8 |
| TLC5617CP | SERIAL INPUT LOADING, 2 us SETTLING TIME, 10-BIT DAC, PDIP8 |
| TLC5617IP | SERIAL INPUT LOADING, 2 us SETTLING TIME, 10-BIT DAC, PDIP8 |
| TLC5618AMJG | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, CDIP8 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLC5618 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5618A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5618ACD | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC5618ACDR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC5618ACP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發布緊急采購，3分鐘左右您將得到回復。