欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLC5620IDR
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO14
封裝: GREEN, PLASTIC, SOIC-14
文件頁數: 11/17頁
文件大?。?/td> 389K
代理商: TLC5620IDR
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description
The TLC5620 is implemented using four resistor-string DACs. The core of each DAC is a single resistor with
256 taps, corresponding to the 256 possible codes listed in Table 1. One end of each resistor string is connected
to the GND terminal and the other end is fed from the output of the reference input buffer. Monotonicity is
maintained by use of the resistor strings. Linearity depends upon the matching of the resistor elements and upon
the performance of the output buffer. Since the inputs are buffered, the DACs always present a high-impedance
load to the reference source.
Each DAC output is buffered by a configurable-gain output amplifier that can be programmed to times 1 or times
2 gain.
On power up, the DACs are reset to CODE 0.
Each output voltage is given by:
V
O
(DACA|B|C|D)
+ REF
CODE
256
(1
) RNG bit value)
where CODE is in the range 0 to 255 and the range (RNG) bit is 0 or 1 within the serial control word.
Table 1. Ideal Output Transfer
D7
D6
D5
D4
D3
D2
D1
D0
OUTPUT VOLTAGE
0
GND
0
0000001
(1/256)
× REF (1+RNG)
0
1111111
(127/256)
× REF (1+RNG)
1
0000000
(128/256)
× REF (1+RNG)
1
(255/256)
× REF (1+RNG)
data interface
With LOAD high, data is clocked into the DATA terminal on each falling edge of CLK. Once all data bits have
been clocked in, LOAD is pulsed low to transfer the data from the serial input register to the selected DAC as
shown in Figure 1. When LDAC is low, the selected DAC output voltage is updated when LOAD goes low. When
LDAC is high during serial programming, the new value is stored within the device and can be transferred to
the DAC output at a later time by pulsing LDAC low as shown in Figure 2. Data is entered most significant bit
(MSB) first. Data transfers using two 8-clock cycle periods are shown in Figures 3 and 4.
RNG
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
DAC Update
CLK
DATA
LOAD
tsu(DATA-CLK)
tv(DATA-CLK)
tsu(CLK-LOAD)
tw(LOAD)
tsu(LOAD-CLK)
Figure 1. LOAD-Controlled Update (LDAC = Low)
相關PDF資料
PDF描述
TLC5620CDG4 SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO14
TLC5620CDRG4 SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO14
TLC5620IN SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP14
TLC5620CNE4 SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP14
TLC5620ID SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO14
相關代理商/技術參數
參數描述
TLC5620IDRG4 功能描述:數模轉換器- DAC 8-Bit 10us Quad DAC Serial Input RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLC5620IN 功能描述:數模轉換器- DAC Quad 8bit DigitAL/AN RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLC5620INE4 功能描述:數模轉換器- DAC 8-Bit 10us Quad DAC Serial Input RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLC5621ID 制造商:Texas Instruments 功能描述:
TLC5628 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS
主站蜘蛛池模板: 监利县| 阿鲁科尔沁旗| 吴江市| 文成县| 武穴市| 如皋市| 静海县| 胶南市| 凯里市| 塘沽区| 三都| 崇义县| 晋江市| 汉川市| 蚌埠市| 宿迁市| 宣武区| 梓潼县| 北碚区| 晋城| 昂仁县| 上思县| 修武县| 于田县| 定远县| 广水市| 名山县| 织金县| 中卫市| 满洲里市| 湘阴县| 五常市| 淮阳县| 屏南县| 南安市| 云阳县| 平潭县| 尉氏县| 福海县| 安新县| 寿光市|