- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98243 > TLC5620INE4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP14 PDF資料下載
參數(shù)資料
| 型號： | TLC5620INE4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP14 |
| 封裝： | ROHS COMPLIANT, PLASTIC, DIP-14 |
| 文件頁數(shù)： | 10/17頁 |
| 文件大小： | 389K |
| 代理商： | TLC5620INE4 |
TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
functional block diagram
DAC
Power-On
Reset
Serial
Interface
× 2
Latch
DAC
× 2
Latch
DAC
× 2
LDAC
REFA
+
–
+
–
+
–
+
–
+
–
+
–
+
–
+
–
REFB
REFC
CLK
REFD
DATA
LOAD
DACA
DACB
DACC
DACD
8
2
3
4
5
7
6
8
13
12
11
10
9
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
CLK
7
I
Serial interface clock. The input digital data is shifted into the serial interface
register on the falling edge of the clock applied to the CLK terminal.
DACA
12
O
DAC A analog output
DACB
11
O
DAC B analog output
DACC
10
O
DAC C analog output
DACD
9
O
DAC D analog output
DATA
6
I
Serial interface digital data input. The digital code for the DAC is clocked into the
serial interface register serially. Each data bit is clocked into the register on the
falling edge of the clock signal.
GND
1
I
Ground return and reference terminal
LDAC
13
I
Load DAC. When the LDAC signal is high, no DAC output updates occur when
the input digital data is read into the serial interface. The DAC outputs are only
updated when LDAC is taken from high to low.
LOAD
8
I
Serial Interface load control. When LDAC is low, the falling edge of the LOAD
signal latches the digital data into the output latch and immediately produces the
analog voltage at the DAC output terminal.
REFA
2
I
Reference voltage input to DAC A. This voltage defines the output analog range.
REFB
3
I
Reference voltage input to DAC B. This voltage defines the output analog range.
REFC
4
I
Reference voltage input to DAC C. This voltage defines the output analog range.
REFD
5
I
Reference voltage input to DAC D. This voltage defines the output analog range.
VDD
14
I
Positive supply voltage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC5628CDW | OCTAL, SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO16 |
| TLC5628IN | OCTAL, SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP16 |
| TLC5628IDW | OCTAL, SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO16 |
| TLC5628CDWG4 | OCTAL, SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO16 |
| TLC5628INE4 | OCTAL, SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC5621ID | 制造商:Texas Instruments 功能描述: |
| TLC5628 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5628C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5628CDW | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Octal 8bit D/A RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLC5628CDWG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8Bit 10us Octal DAC Serial In Pgrmable RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。