- 您現在的位置：買賣IC網 > PDF目錄98249 > TLV1562CDWRG4 (TEXAS INSTRUMENTS INC) 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 PDF資料下載
參數資料
| 型號： | TLV1562CDWRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | 0.050 INCH, SOIC-28 |
| 文件頁數： | 13/44頁 |
| 文件大小： | 637K |
| 代理商： | TLV1562CDWRG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
TLV1562
2.7 V TO 5.5 V, HIGH-SPEED LOW-POWER RECONFIGURABLE ANALOG-TO-DIGITAL
CONVERTER WITH 4-INPUT, DUAL S/H, PARALLEL INTERFACE, AND POWER DOWN
SLAS162 – SEPTEMBER 1998
20
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Table 4. TLV1562 Powerdown Features
FUNCTION BLOCK/POWERDOWN MODE
SOFTWARE POWERDOWN
AUTO POWERDOWN
DIGITAL CONTROL VOLTAGE LEVEL
CMOS
TTL
CMOS
TTL
Converter analog section
Inactive
Reference current (amps)
Inactive
Active
Digital I/O buffers
Active
active
Active
Estimated supply current, ICC
1
A
80
A
120
A
200
A
Power-down time
200 ns
Resume time
1
s
1
s
700 ns
Maximum throughput
1.2/0.7 MSPS
1 MSPS
Dual interrupt, 10-bit, 5-V AVDD, 10-MHz external clock, and 2 V (REFP–REFM).
This assumes the TLV1562 is software powered down between every cycle. In reality this is not the case since auto-power down makes much
more sense in this case. So the realistic maximum throughput for software power down will be close to the maximum throughput without
powerdown which is 1.2 MSPS for dual-interrupt mode (and 1.5 MSPS if mono-interrupt mode is used). But this really depends on how long the
device is powered down.
mid-scale error calibration
The device has a
±5% maximum full-scale error, mid-scale error, and zero-scale error due to the gain error in
the sample and hold amplifier.
The TLV1562 is capable of calibrating the mid-scale error. There are two calibration modes: system mid-scale
error calibration and internal mid-scale error calibration as described below.
NOTE:
Set register CR0.(7,6) = 1,1 when the device is not in mid-scale error calibration mode.
These mid-scale error calibrations affect the ADCs transfer characteristics as shown in Figure 16. The absolute
error at code 512 is zero-out (this is the reference point for mid-scale error calibration). The calibration also
makes the FS error and ZS error equal.
internal mid-scale error calibration (CR0.(7,6) = 1,0)
The internal mid-scale error calibration mode is set by writing to the configuration registers with CR0.(7,6) set
to 10. The ADC analog inputs are internally shorted to mid-voltage (REFP+REFM)/2 when the mid-scale error
calibration mode is enabled. One conversion (initiated by the falling edge of RD) is performed to calculate the
offset. The result of this conversion is stored in the mid-scale error register and is subtracted from all subsequent
conversions thus removing any offset. Internal calibration removes any offsets internal to the device. Internal
mid-scale error calibration reduces the mid-scale error to
±2.5% FS single ended inputs (0.3% FS differential
inputs).
system mid-scale error calibration (CR0.(7,6) = 0,1)
System mid-scale error calibration is set by writing to the configuration registers with CR0.(7,6) set to 01. The
analog input to be calibrated is externally connected to the voltage corresponding to mid-code. For differential
operation, this is achieved by shorting the two inputs together; for a single-ended input this is achieved by
connecting the analog input to the system mid-voltage, (SYSTEM_REFP + SYSTEM_REFM)/2. One
conversion (initiated by RD falling edge) is performed to calculate the offset. The result of this conversion is
stored in the mid-scale error register and is subtracted from all subsequent conversions thus removing any
offset. System mid-scale error calibration removes the offset of not only the ADC but any offsets in the entire
analog circuitry driving the ADC input. System mid-scale error calibration reduces the mid-scale error to
±0.4%
FS single ended inputs (0.25% FS differential inputs).
相關PDF資料 |
PDF描述 |
|---|---|
| TLV1562CDWG4 | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV1562CDWR | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV1562CDW | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV1562IDWR | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV1562CPWR | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV1562CPW | 功能描述:模數轉換器 - ADC 10bit Programmable RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1562CPWG4 | 功能描述:模數轉換器 - ADC 10-Bit 2 MSPS Quad Channel RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1562EVM | 制造商:Rochester Electronics LLC 功能描述:10- BIT A-D CONVERTER EVALUATION MODULE - Bulk 制造商:Texas Instruments 功能描述:10- BIT A-D CONVERTER EVALUATION MODULE - Bulk |
| TLV1562IDW | 功能描述:模數轉換器 - ADC 10bit Programmable RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1562IDWG4 | 功能描述:模數轉換器 - ADC 10-Bit 2 MSPS Quad Channel RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發布緊急采購，3分鐘左右您將得到回復。