欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLV1562IDWG4
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封裝: 1.27 MM PITCH, GREEN, SOIC-28
文件頁數: 4/41頁
文件大小: 600K
代理商: TLV1562IDWG4
TLV1562
2.7 V TO 5.5 V, HIGH-SPEED LOW-POWER RECONFIGURABLE ANALOG-TO-DIGITAL
CONVERTER WITH 4-INPUT, DUAL S/H, PARALLEL INTERFACE, AND POWER DOWN
SLAS162 – SEPTEMBER 1998
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Table 2. Conversion Trigger Edge
CONVERSION
MODE
CONVERSION
TRIGGER
START OF
SAMPLING
START OF
CONVERSION
TIME
(INTERNAL CLK)
CONVERSION
TIME
(EXTERNAL CLK)
INTERRUPT
CANCELED
BY
DATA OUT
Mono
Interrupt
RD
WR
↑ or
2 SYSCLK from RD
RD
6 SYSCLK
5 SYSCLK
RD
41 ns§ from INT low
CSTART
CSTART
6 SYSCLK
5 SYSCLK
RD
41 ns§ from RD low
Dual
Interrupt
CSTART
CSTART
12 SYSCLK
10 SYSCLK
First RD
41 ns§ from RD low
Mono
Continuous
RD
WR
↑ or
2 SYSCLK from RD
RD
6 SYSCLK
5 SYSCLK
N/A
41 ns§ from RD low
Dual
Continuous
RD
WR
↑ or
7 SYSCLK from RD
RD
12 SYSCLK
10 SYSCLK
N/A
41 ns§ from RD low
CSTART works with or without CS active.
The first sampling period starts at the last RD low of the previous cycle or WR high of the configuration cycle. RD low is the falling edge of RD
and WR high is the rising edge of the WR signal. (Minimum sample/hold amp settling time = one SYSCLK, approximately 100 ns min, at Rs
1 k
).
§ Output data enable time is dependent on bus loading and supply voltage (BDVDD). For BDVDD = 5 V, the enable time is 19 ns at 25 pF, 23 ns
at 50 pF, and 25 ns at 100 pF. For BDVDD = 2.7 V, the enable time is 37 ns at 25 pF, 41 ns at 50 pF, and 56 ns at 100 pF.
The TLV1562 provides four types of conversion modes. The two interrupt-driven conversion modes are
asynchronous and are simple one-shot conversions. The auto-powerdown conversion feature can be enabled
when interrupt-driven conversion modes are used. The other two continuous conversion modes are
synchronous with the RD signal (as a clock) from the processor and are more suitable for repetitive signal
measurement. These different modes of conversion offer a tradeoff between simplicity and speed.
相關PDF資料
PDF描述
TLV1562IDW 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLV1562IPWG4 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLV1562CPWLE 2-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLV1562IPWLE 2-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLV1562IDWRG4 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
相關代理商/技術參數
參數描述
TLV1562IDWR 功能描述:模數轉換器 - ADC 10-Bit 2 MSPS Quad Channel RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV1562IDWRG4 功能描述:模數轉換器 - ADC 10-Bit 2 MSPS Quad Channel RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV1562IPW 功能描述:模數轉換器 - ADC 10bit Programmable RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV1562IPWG4 功能描述:模數轉換器 - ADC 10-Bit 2 MSPS Quad Channel RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV1570 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V 8-CHANNEL 10-BIT 1.25-MSPS SERIAL ANALOG-TO-DIGITAL CONVERTER
主站蜘蛛池模板: 东方市| 永德县| 拉孜县| 彭州市| 无极县| 改则县| 彝良县| 共和县| 宁化县| 五大连池市| 石景山区| 秦安县| 马鞍山市| 青海省| 木兰县| 石河子市| 南京市| 巴楚县| 买车| 庆元县| 惠州市| 封开县| 长沙市| 佛坪县| 嘉义县| 台东县| 喜德县| 永善县| 隆子县| 贵港市| 南召县| 新龙县| 五家渠市| 黄龙县| 禹州市| 晋中市| 唐海县| 资中县| 平顺县| 汕尾市| 海门市|