- 您現在的位置：買賣IC網 > PDF目錄98252 > TLV2556IDWRG4 (TEXAS INSTRUMENTS INC) 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 PDF資料下載
參數資料
| 型號： | TLV2556IDWRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| 封裝： | GREEN, PLASTIC, SOIC-20 |
| 文件頁數： | 37/37頁 |
| 文件大小： | 729K |
| 代理商： | TLV2556IDWRG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁
TLV2556
SLAS355A – DECEMBER 2001 – REVISED SEPTEMBER 2002
9
www.ti.com
timing characteristics over recommended operating free-air temperature range, VREF+ = 2.5 V, SCLK
frequency = 10 MHz, VCC = 2.7 V, load = 25 pF (unless otherwise noted)
PARAMETER
MIN
TYP
MAX
UNIT
tw1
Pulse duration I/O CLOCK high or low
40
100000
ns
tsu1
Setup time DATA IN valid before I/O CLOCK rising edge (see Figure 38)
22
ns
th1
Hold time DATA IN valid after I/O CLOCK rising edge (see Figure 38)
0
ns
tsu2
Setup time CS low before 1st rising I/O CLOCK edge
(see Note 7 and Figure 39)
33
ns
th2
Hold time CS pulse width high time (see Figure 39)
100
ns
th3
Hold time CS low after last I/O CLOCK falling edge (see Figure 39)
0
ns
th4
Hold time DATA OUT valid after I/O CLOCK falling edge (see Figure 40)
2
ns
th5
Hold time CS high after EOC rising edge when CS is toggled (see Figure 43)
0
ns
th6
Hold time CS high after INT falling edge (see Figure 43)
0
ns
th7
Hold time I/O CLOCK low after EOC rising edge or INT falling edge when CS is
held low (see Figure 44)
10
ns
t
Delay time CS falling edge to DATA OUT valid
Load = 25 pF
30
ns
td1
Delay time CS falling edge to DATA OUT valid
(MSB or LSB) (see Figure 37)
Load = 10 pF
22
ns
td2
Delay time CS rising edge to DATA OUT high impedance (see Figure 37)
10
ns
td3
Delay time I/O CLOCK falling edge to next DATA OUT bit valid (see Figure 40)
2
33
ns
td4
Delay time last I/O CLOCK falling edge to EOC falling edge (see Figure 41)
75
ns
td5
Delay time last I/O CLOCK falling edge to CS falling edge to abort conversion
1.5
s
td6
Delay time last I/O CLOCK falling edge to INT falling edge (see Figure 41)
MAX(tconv)
ns
td7
Delay time EOC rising edge or INT falling edge to DATA OUT valid: MSB or LSB
1st (see Figure 42)
20
ns
td9
Delay time I/O CLOCK high to INT rising edge when CS is held low
(see Figure 44)
55
ns
tt1
Transition time I/O CLOCK (see Note 7 and Figure 40)
1
s
tt2
Transition time DATA OUT (see Figure 40)
5
ns
tt3
Transition time INT/EOC, CL at 7 pF (see Figures 41 and 42)
4
ns
tt4
Transition time DATA IN, CS
10
s
tcyc
Total cycle time (sample, conversion and delays) (see Note 7)
MAX(tconv) + I/O
period
(8/12/16 CLKs)
s
Source impedance = 25
800
t
Channel acquisition time (sample), at 1 k
Source impedance = 100
850
ns
tsample
Channel acquisition time (sam le), at 1 k
(see Note 7)
Source impedance = 500
1000
ns
Source impedance = 1K
1600
NOTE 7: I/O CLOCK period = 8
[1/(I/O CLOCK frequency)] or 12 [1/(I/O CLOCK frequency)] or 16 [1/(I/O CLOCK frequency)] depends
on I/O format selected.
相關PDF資料 |
PDF描述 |
|---|---|
| TLV2556IPW | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2556IDWR | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2556IPWR | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2556IDW | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2556IPWG4 | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV2556IPW | 功能描述:模數轉換器 - ADC 12-Bit 200 KSPS 11 Ch Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2556IPW | 制造商:Texas Instruments 功能描述:12BIT ADC 200KSPS 2556 TSSOP20 制造商:Texas Instruments 功能描述:12BIT ADC, 200KSPS, 2556, TSSOP20 制造商:Texas Instruments 功能描述:12BIT ADC, 200KSPS, 2556, TSSOP20; Resolution (Bits):12bit; Sampling Rate:200kSPS; Supply Voltage Type:Single; Supply Voltage Min:2.7V; Supply Voltage Max:5.5V; Supply Current:3mA; Digital IC Case Style:TSSOP; No. of Pins:20; Input ;RoHS Compliant: Yes |
| TLV2556IPWG4 | 功能描述:模數轉換器 - ADC 12-Bit 200 KSPS 11 Ch Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2556IPWR | 功能描述:模數轉換器 - ADC 12-Bit 200 KSPS 11 Ch Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2556IPWRG4 | 功能描述:模數轉換器 - ADC 12-Bit 200 KSPS 11 Ch Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發布緊急采購，3分鐘左右您將得到回復。