- 您現在的位置：買賣IC網 > PDF目錄98252 > TLV2556IPWR (TEXAS INSTRUMENTS INC) 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 PDF資料下載
參數資料
| 型號： | TLV2556IPWR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| 封裝： | GREEN, PLASTIC, TSSOP-20 |
| 文件頁數： | 16/37頁 |
| 文件大小： | 729K |
| 代理商： | TLV2556IPWR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
TLV2556
SLAS355A – DECEMBER 2001 – REVISED SEPTEMBER 2002
23
www.ti.com
PARAMETER MEASUREMENT INFORMATION
timing diagrams (continued)
Shift in New Multiplexer Address,
Simultaneously Shift Out Previous Conversion Result
1
2
3
5
4
6
1
MSB–1 MSB–2 MSB–3 MSB–4 MSB–5 LSB+1
LSB
Hi–Z State
2
3
D6
D5
D4
D3
D2
D1
D0
D6
D5
D7
8
7
D7
MSB
MSB–2
MSB–1
4
5
6
7
D4
D3
MSB–4
MSB–3
D2
D1
MSB–6
MSB–5
Access
Cycle
Sample Cycle
Channel
Address
A/D Conversion Interval
Output Data
Format
tconv
Previous Conversion Data
CS
I/O
CLOCK
DATA
OUT
DATA IN
EOC
INT
Initialize
NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after the CS falling edge before responding to
control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
Figure 48. Timing for 8-Clock Transfer Using CS With DATA OUT Set for MSB First
Shift in New Multiplexer Address,
Simultaneously Shift Out Previous Conversion Result
MSB
1
2
3
5
4
6
1
MSB–1 MSB–2 MSB–3 MSB–4 MSB–5 LSB+1
LSB
2
3
D6
D5
8
7
D7
Low Level
MSB
D6
D5
D4
D3
D2
D1
D0
D7
MSB–2
MSB–1
4
5
6
7
D4
D3
MSB–4
MSB–3
D2
D1
MSB–6
MSB–5
Access
Cycle
Sample Cycle
Channel
Address
A/D Conversion Interval
Output Data
Format
tconv
Previous Conversion Data
Initialize
CS
I/O
CLOCK
DATA
OUT
DATA IN
EOC
INT
NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after the CS falling edge before responding to
control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
Figure 49. Timing for 8-Clock Transfer Not Using CS With DATA OUT Set for MSB First
相關PDF資料 |
PDF描述 |
|---|---|
| TLV2556IDW | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2556IPWG4 | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2556MPWREP | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2556MPWREPG4 | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV320ADC3001IYZHT | 2-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PBGA16 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV2556IPWRG4 | 功能描述:模數轉換器 - ADC 12-Bit 200 KSPS 11 Ch Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2556MPWREP | 功能描述:模數轉換器 - ADC EP 12B,200KSPS,11Ch Low Pwr,Serial ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2556MPWREPG4 | 功能描述:模數轉換器 - ADC EP 12B,200KSPS,11Ch RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2620ID | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLV2620IDBVR | 功能描述:運算放大器 - 運放 800 uA/ch 11MHz RRO Lo-Vltg 1-Ch RoHS:否 制造商:STMicroelectronics 通道數量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉換速度:0.89 V/us 關閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。