欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLV320AIC31IRHBTG4
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQCC32
封裝: 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件頁數: 21/83頁
文件大小: 1197K
代理商: TLV320AIC31IRHBTG4
Decay Time
Input
Signal
Output
Signal
AGC
Gain
Attack
Time
STEREO AUDIO DAC
SLAS497C – AUGUST 2006 – REVISED DECEMBER 2008 ............................................................................................................................................. www.ti.com
Figure 24. Typical Operation of the AGC Algorithm During Speech Recording
Note that the time constants here are correct when the ADC is not in double-rate audio mode. The time
constants are achieved using the FSref value programmed in the control registers. However, if the FSref is set in
the registers to, for example, 48 kHz, but the actual audio clock or PLL programming actually results in a different
FSref in practice, then the time constants would not be correct.
The TLV320AIC31 includes a stereo audio DAC supporting sampling rates from 8 kHz to 96 kHz. Each channel
of the stereo audio DAC consists of a digital audio processing block, a digital interpolation filter, multi-bit digital
delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced
performance at low sampling rates through increased oversampling and image filtering, thereby keeping
quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the
audio band to beyond 20 kHz. This is realized by keeping the upsampled rate constant at 128 × FSref and
changing the oversampling ratio as the input sample rate is changed. For an FSref of 48 kHz, the digital
delta-sigma modulator always operates at a rate of 6.144 MHz. This ensures that quantization noise generated
within the delta-sigma modulator stays low within the frequency band below 20 kHz at all sample rates. Similarly,
for an FSref rate of 44.1 kHz, the digital delta-sigma modulator always operates at a rate of 5.6448 MHz.
The following restrictions apply in the case when the PLL is powered down and double-rate audio mode is
enabled in the DAC.
Allowed Q values = 4, 8, 9, 12, 16
Q values where equivalent FSref can be achieved by turning on PLL
Q = 5, 6, 7 (set P = 5 / 6 / 7 and K = 16.0 and PLL enabled)
Q = 10, 14 (set P = 5, 7 and K = 8.0 and PLL enabled)
28
Copyright 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC31
相關PDF資料
PDF描述
TLV320AIC31IRHBT SPECIALTY CONSUMER CIRCUIT, PQCC32
TLV320AIC3253IRGER SPECIALTY CONSUMER CIRCUIT, PQCC24
TLV320AIC3253IRGET SPECIALTY CONSUMER CIRCUIT, PQCC24
TLV320AIC3253IYZKR SPECIALTY CONSUMER CIRCUIT, BGA25
TLV320AIC3253IYZKT SPECIALTY CONSUMER CIRCUIT, BGA25
相關代理商/技術參數
參數描述
TLV320AIC32 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320AIC32_07 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320AIC3204 制造商:TI 制造商全稱:Texas Instruments 功能描述:Ultra Low Power Stereo Audio Codec
TLV320AIC3204EVM-K 功能描述:音頻 IC 開發工具 TLV320AIC3204 Eval Kit RoHS:否 制造商:Texas Instruments 產品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320AIC3204IRHBR 功能描述:接口—CODEC Very LW PWR Stereo Audio CODEC/TuneTM RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
主站蜘蛛池模板: 祁东县| 宁陵县| 台南县| 周至县| 临泽县| 霍邱县| 黔江区| 巧家县| 大理市| 青铜峡市| 临沭县| 临海市| 阿拉尔市| 仲巴县| 揭西县| 六枝特区| 崇阳县| 自贡市| 厦门市| 苏州市| 巴东县| 吉林市| 沽源县| 寿阳县| 兰坪| 涟水县| 城固县| 镇江市| 潞西市| 茶陵县| 徐汇区| 中阳县| 和龙市| 莆田市| 贵州省| 东乡| 泰来县| 黎城县| 翼城县| 澄江县| 郓城县|