欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLV320AIC33IRGZT
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQCC48
封裝: 7 X 7 MM, GREEN, PLASTIC, VQFN-48
文件頁數: 49/93頁
文件大小: 1427K
代理商: TLV320AIC33IRGZT
www.ti.com ........................................................................................................................................... SLAS480B – JANUARY 2006 – REVISED DECEMBER 2008
Page 0 / Register 21:
LINE1R to Left ADC Control Register (continued)
BIT
READ/
RESET
DESCRIPTION
WRITE
VALUE
D6–D3
R/W
1111
LINE1R Input Level Control for Left ADC PGA Mix
Setting the input level control to a gain below automatically connects LINE1R to the left ADC
PGA mix
0000: Input level control gain = 0.0-dB
0001: Input level control gain = –1.5-dB
0010: Input level control gain = –3.0-dB
0011: Input level control gain = –4.5-dB
0100: Input level control gain = –6.0-dB
0101: Input level control gain = –7.5-dB
0110: Input level control gain = –9.0-dB
0111: Input level control gain = –10.5-dB
1000: Input level control gain = –12.0-dB
1001–1110: Reserved. Do not write these sequences to these register bits
1111: LINE1R is not connected to the left ADC PGA
D2–D0
R
000
Reserved. Write only zeros to these register bits.
Page 0 / Register 22:
LINE1R to Right ADC Control Register
BIT
READ/
RESET
DESCRIPTION
WRITE
VALUE
D7
R/W
0
LINE1R Single-Ended vs Fully Differential Control
If LINE1R is selected to both left and right ADC channels, both connections must use the same
configuration (single-ended or fully differential mode).
0: LINE1R is configured in single-ended mode
1: LINE1R is configured in fully differential mode
D6–D3
R/W
1111
LINE1R Input Level Control for Right ADC PGA Mix
Setting the input level control to a gain below automatically connects LINE1R to the right ADC
PGA mix
0000: Input level control gain = 0.0-dB
0001: Input level control gain = –1.5-dB
0010: Input level control gain = –3.0-dB
0011: Input level control gain = –4.5-dB
0100: Input level control gain = –6.0-dB
0101: Input level control gain = –7.5-dB
0110: Input level control gain = –9.0-dB
0111: Input level control gain = –10.5-dB
1000: Input level control gain = –12.0-dB
1001–1110: Reserved. Do not write these sequences to these register bits
1111: LINE1R is not connected to the right ADC PGA
D2
R/W
0
Right ADC Channel Power Control
0: Right ADC channel is powered down
1: Right ADC channel is powered up
D1–D0
R/W
00
Right ADC PGA Soft-Stepping Control
00: Right ADC PGA soft-stepping at once per Fs
01: Right ADC PGA soft-stepping at once per two Fs
10-11: Right ADC PGA soft-stepping is disabled
Copyright 2006–2008, Texas Instruments Incorporated
53
Product Folder Link(s): TLV320AIC33
相關PDF資料
PDF描述
TLV320AIC33IRGZRG4 SPECIALTY CONSUMER CIRCUIT, PQCC48
TLV320AIC33IRGZTG4 SPECIALTY CONSUMER CIRCUIT, PQCC48
TLV320AIC33IRGZ SPECIALTY CONSUMER CIRCUIT, PQCC48
TLV320AIC36IZQER SPECIALTY CONSUMER CIRCUIT, PBGA80
TLV320AIC36IZQE SPECIALTY CONSUMER CIRCUIT, PBGA80
相關代理商/技術參數
參數描述
TLV320AIC33IRGZT 制造商:Texas Instruments 功能描述:IC STEREO AUDIO CODEC 48-VQFN
TLV320AIC33IRGZT 制造商:Texas Instruments 功能描述:AUDIO CODEC IC 制造商:Texas Instruments 功能描述:IC, AUDIO CODEC, 24BIT, 96KHZ, QFN-48
TLV320AIC33IRGZTG4 功能描述:接口—CODEC Lo-Pwr Stereo CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC33IZQE 功能描述:接口—CODEC Lo-Pwr Stereo Codec w/6 Inp 7 Otp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC33IZQE 制造商:Texas Instruments 功能描述:AUDIO CODEC IC ((NW))
主站蜘蛛池模板: 麻栗坡县| 沙坪坝区| 孝义市| 崇礼县| 象山县| 徐州市| 安溪县| 潞城市| 民勤县| 安仁县| 永和县| 博罗县| 长子县| 玉林市| 昌图县| 文昌市| 玛纳斯县| 松滋市| 思茅市| 宣城市| 富蕴县| 分宜县| 河源市| 古田县| 兴山县| 巴彦县| 屏山县| 绿春县| 宁陕县| 上思县| 临高县| 洞头县| 涿鹿县| 旺苍县| 宾阳县| 开鲁县| 望谟县| 盐城市| 略阳县| 睢宁县| 宾阳县|