欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLV320DAC26IRHB
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32
封裝: 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件頁數: 10/52頁
文件大小: 872K
代理商: TLV320DAC26IRHB
TLV320DAC26
SLAS428 AUGUST 2004
www.ti.com
18
and implement a shelving filter with 0 dB gain from dc to approximately 150 Hz, at which point it rolls off to a 3-dB attenuation
for higher frequency signals, thus giving a 3-dB boost to signals below 150 Hz. The N and D coefficients are represented
by 16-bit twos complement numbers with values ranging from –32768 to +32767. Frequency response plots are given in
the Audio DAC Filter Frequency Responses section of this data sheet.
Interpolation Filter
The interpolation filter upsamples the output of the digital audio processing block by the required oversampling ratio. It
provides a linear phase output with a group delay of 21/Fs.
In addition, a digital interpolation filter provides enhanced image filtering and reduces signal images caused by the
upsampling process that are below 20 kHz. For example, upsampling an 8-kHz signal produces signal images at multiples
of 8 kHz (i.e., 8 kHz, 16 kHz, 24 kHz, etc). The images at 8 kHz and 16 kHz are below 20 kHz and still audible to the listener;
therefore, they must be filtered heavily to maintain good output quality. The interpolation filter is designed to maintain at
least 65-dB rejection of images that land below 7.455 Fs. In order to utilize the programmable interpolation capability, the
Fsref should be programmed to a higher rate (restricted to be in the range of 39 kHz to 53 kHz when the PLL is in use),
and the actual Fs is set using the dividers in bit D5D3/REG00H/Page2. For example, if Fs = 8 kHz is required, then Fsref
can be set to 48 kHz, and the DAC Fs set to Fsref/6. This ensures that all images of the 8-kHz data are sufficiently attenuated
well beyond the ~20-kHz audible frequency range.
Delta-Sigma DAC
The audio digital-to-analog converter incorporates a third order multibit delta-sigma modulator followed by an analog
reconstruction filter. The DAC provides high-resolution, low-noise performance, using oversampling and noise shaping
techniques. The analog reconstruction filter design consists of a 6 tap analog FIR filter followed by a continuous time RC
filter. The analog FIR operates at a rate of 128 x Fsref (6.144 MHz when Fsref = 48 kHz, 5.6448 MHz when Fsref = 44.1 kHz).
Note that the DAC analog performance may be degraded by excessive clock jitter on the MCLK input. Therefore, care must
be taken to keep jitter on this clock to a minimum.
DAC Digital Volume Control
The DAC has a digital volume control block, which implements programmable gain. The volume level can be varied from
0 dB to –63.5 dB in 0.5 dB steps. In addition, there is an independent mute bit for each channel. The volume level of both
channels can also be changed simultaneously by the master volume control. The gain is implemented with a soft-stepping
algorithm, which only changes the actual volume by one step per input sample, either up or down, until the desired volume
is reached. The rate of soft-stepping can be slowed to one step per two input samples through bit D1 of control register
04H/Page2.
Because of soft-stepping, the host does not know when the DAC has been actually muted. This may be important if the
host wishes to mute the DAC before making a significant change, such as changing sample rates. In order to help with this
situation, the ’DAC26 provides a flag back to the host via a read-only register bit (D2D3 of control register 04H/Page2)
that alerts the host when the part has completed the soft-stepping and the actual volume has reached the desired volume
level. The soft-stepping feature can be disabled by programming D14=1 in register 1DH in Page02. If soft-stepping is
enabled, the MCLK signal to the device should not be changed until the DAC power-down flag is set. When this flag is set,
the internal soft-stepping process and power-down sequence is complete, and the MCLK can be stopped if desired.
相關PDF資料
PDF描述
TLV320DA26IRHBG4 SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32
TLV320DAC26IRHBG4 SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32
TLV320DAC26IRHBRG4 SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32
TLV320DAC3100IRHBR DAC WITH PROGRAMMABLE PLL, PQCC32
TLV320DAC3100IRHBT DAC WITH PROGRAMMABLE PLL, PQCC32
相關代理商/技術參數
參數描述
TLV320DAC26IRHBG4 功能描述:音頻數/模轉換器 IC 18-Bit Univ Bus Drv With 3-State Outputs RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC26IRHBR 功能描述:音頻數/模轉換器 IC Lo-Pwr Ster DAC w/Hdphn/Spkr Amp RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC26IRHBRG4 功能描述:音頻數/模轉換器 IC Lo-Pwr Ster DAC w/Hdphn/Spkr Amp RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC3100 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Stereo Audio DAC With Audio Processing and Mono Class-D Speaker Amplifier
TLV320DAC3100EVM-U 功能描述:音頻 IC 開發工具 TLV320DAC3100EVM-U Eval Mod RoHS:否 制造商:Texas Instruments 產品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
主站蜘蛛池模板: 五寨县| 柏乡县| 溧阳市| 华蓥市| 扶沟县| 理塘县| 龙口市| 霍林郭勒市| 丹寨县| 南阳市| 满城县| 德昌县| 嘉黎县| 项城市| 微博| 枣庄市| 玛沁县| 铁岭市| 盐津县| 黄大仙区| 崇阳县| 韶山市| 马公市| 望都县| 庄河市| 镇赉县| 汪清县| 宜阳县| 潜山县| 平和县| 响水县| 鄂伦春自治旗| 通城县| 汾阳市| 阿鲁科尔沁旗| 长垣县| 玉田县| 乌苏市| 莎车县| 浦城县| 巫溪县|