欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): TLV5535IPWRG4
廠商: TEXAS INSTRUMENTS INC
元件分類(lèi): ADC
英文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封裝: GREEN, PLASTIC, TSSOP-28
文件頁(yè)數(shù): 33/35頁(yè)
文件大小: 723K
代理商: TLV5535IPWRG4
TLV5535
8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER
SLAS221 – JUNE 1999
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating conditions, fCLK = 35 MSPS, external
voltage references (unless otherwise noted) (continued)
timing requirements
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fCLK
Maximum conversion rate
35
MHz
fCLK
Minimum conversion rate
10
kHz
td(o)
Output delay time (see Figure 1)
CL = 10 pF,
See Notes 5 and 6
9
ns
th(o)
Output hold time
CL = 2 pF,
See Note 5
2
ns
td(pipe)
Pipeline delay time (latency)
See Note 6
4.5
CLK
cycles
td(a)
Aperture delay time
3
ns
tj(a)
Aperture jitter
See Note 5
1.5
ps, rms
tdis
Disable time, OE rising to Hi-Z
See Note 5
5
8
ns
ten
Enable time, OE falling to valid data
5
8
ns
NOTES:
5. Output timing td(o) is measured from the 1.5 V level of the CLK input falling edge to the 10%/90% level of the digital output. The digital
output load is not higher than 10 pF.
Output hold time th(o) is measured from the 1.5 V level of the CLK input falling edge to the 10%/90% level of the digital output. The
digital output is load is not less than 2 pF.
Aperture delay td(A) is measured from the 1.5 V level of the CLK input to the actual sampling instant.
The OE signal is asynchronous.
OE timing tdis is measured from the VIH(MIN) level of OE to the high-impedance state of the output data. The digital output load is
not higher than 10 pF.
OE timing ten is measured from the VIL(MAX) level of OE to the instant when the output data reaches VOH(min) or VOL(max) output
levels. The digital output load is not higher than 10 pF.
6. The number of clock cycles between conversion initiation on an input sample and the corresponding output data being made
available from the ADC pipeline. Once the data pipeline is full, new valid output data is provided on every clock cycle. In order to
know when data is stable on the output pins, the output delay time td(o) (i.e., the delay time through the digital output buffers) needs
to be added to the pipeline latency. Note that since the max td(o) is more than 1/2 clock period at 35 MHz, data cannot be reliably
clocked in on a rising edge of CLK at this speed. The falling edge should be used.
相關(guān)PDF資料
PDF描述
TLV5535IPWG4 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLV5535IPW 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLV5540CPW 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24
TLV5540INSLE 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24
TLV5540IPW 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV5535IPWRG4Q1 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8 Bit 35MSPS ADC Sgl Ch Low Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV5535IPWRQ1 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Auto Cat 8B 35MSPS ADC Sgl Ch. Lo Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV5535PW 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER
TLV5535-Q1 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER
TLV5580 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:8-BIT, 80 MSPS LOW-POWER A/D CONVERTER
主站蜘蛛池模板: 莱阳市| 辽中县| 犍为县| 藁城市| 鹤庆县| 蕲春县| 饶平县| 二手房| 罗江县| 文昌市| 上饶县| 福泉市| 驻马店市| 铜陵市| 仲巴县| 东辽县| 玛纳斯县| 鱼台县| 东乡| 濉溪县| 桂林市| 云林县| 阿城市| 博爱县| 潮安县| 黄龙县| 新宾| 温州市| 都昌县| 松滋市| 洪湖市| 商河县| 舒兰市| 大埔区| 扎兰屯市| 合作市| 胶南市| 车险| 中江县| 三门县| 巢湖市|