- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98255 > TLV5580CDWRG4 (TEXAS INSTRUMENTS INC) 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | TLV5580CDWRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | GREEN, PLASTIC, SOIC-28 |
| 文件頁數(shù)： | 33/35頁 |
| 文件大小： | 451K |
| 代理商： | TLV5580CDWRG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁
TLV5580
8BIT, 80 MSPS LOW POWER A/D CONVERTER
SLAS205B DECEMBER 1998 REVISED OCTOBER 2003
www.ti.com
7
ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING CONDITIONS WITH FCLK = 80
MSPS AND USE OF EXTERNAL VOLTAGE REFERENCES (unless otherwise noted)
DC ACCURACY
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Integral nonlinearity (INL), best-fit
Internal references (see Note 1)
TA = 40°C to 85°C
2.4
±1
2.4
LSB
Integral nonlinearity (INL), best-fit
Internal references (see Note 1)
TA = 40°C to 85°C
2.4
±1
2.4
LSB
Differential nonlinearity (DNL)
Internal references (see Note 2)
TA = 40°C to 85°C
1
±0.6
1.3
LSB
Zero error
AVDD = DVDD = 3.3 V, DRVDD = 3 V
See Note 3
5
%FS
Full scale error
AVDD = DVDD = 3.3 V, DRVDD = 3 V
See Note 3
5
%FS
1. Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero to full scale. The point used as zero
occurs 1/2 LSB before the first code transition. The fullscale point is defined as a level 1/2 LSB beyond the last code transition. The deviation
is measured from the center of each particular code to the true straight line between these two endpoints.
2. An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Therefore this measure indicates
how uniform the transfer function step sizes are. The ideal step size is defined here as the step size for the device under test (i.e., (last transition
level first transition level)
÷ (2n 2)). Using this definition for DNL separates the effects of gain and offset error. A minimum DNL better than 1
LSB ensures no missing codes.
3. Zero error is defined as the difference in analog input voltage between the ideal voltage and the actual voltage that will switch the ADC output
from code 0 to code 1. The ideal voltage level is determined by adding the voltage corresponding to 1/2 LSB to the bottom reference level. The
voltage corresponding to 1 LSB is found from the difference of top and bottom references divided by the number of ADC output levels (256).
Full-scale error is defined as the difference in analog input voltage – between the ideal voltage and the actual voltage – that will switch the ADC
output from code 254 to code 255. The ideal voltage level is determined by subtracting the voltage corresponding to 1.5 LSB from the top reference
level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references divided by the number of ADC output levels
(256).
ANALOG INPUT
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CI
Input capacitance
4
pF
REFERENCE INPUT (AVDD = DVDD = DRVDD = 3.6 V)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Rref
Reference input resistance
200
Iref
Reference input current
5
mA
REFERENCE OUTPUTS
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
V(REFTO)
Reference top offset voltage
Absolute min/max values valid
2.07
2 + [(AVDD 3) ÷ 2]
2.21
V
V(REFBO)
Reference bottom offset voltage
Absolute min/max values valid
and tested for AVDD = 3.3 V
1.09
1 + [(AVDD 3) ÷ 2]
1.21
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5580IDWRG4 | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV5580CDW | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV5580CPW | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV5580IDW | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV5580CDWR | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5580CPW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC _ RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5580CPWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8B 80MSPS ADC Sgl Ch Hi Ch BW Lo Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5580CPWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8Bit 80MSPS 1-Ch High Ch Band Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5580CPWRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8Bit 80MSPS 1-Ch High Ch Band Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5580DW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。