- 您現在的位置：買賣IC網 > PDF目錄98256 > TLV5604IDRG4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 8.5 us SETTLING TIME, 10-BIT DAC, PDSO16 PDF資料下載
參數資料
| 型號： | TLV5604IDRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 8.5 us SETTLING TIME, 10-BIT DAC, PDSO16 |
| 封裝： | GREEN, PLASTIC, SOIC-16 |
| 文件頁數： | 6/31頁 |
| 文件大?。?/td> | 574K |
| 代理商： | TLV5604IDRG4 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
TLV5604
2.7-V TO 5.5-V 10-BIT 3-
S QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
In power down mode, all amplifiers within the TLV5604 are disabled. A particular DAC (A, B, C, D) of the
TLV5604 is selected by A1 and A0 within the input word.
A1
A0
DAC
0
A
0
1
B
1
0
C
1
D
TLV5604 interfaced to TMS320C203 DSP
Hardware interfacing
Figure 17 shows an example of how to connect the TLV5604 to a TMS320C203 DSP. The serial port is
configured in burst mode, with FSX generated by the TMS320C203 to provide the Frame Sync (FS) input to
the TLV5604. Data is transmitted on the DX line, with the serial clock input on the CLKX line. The
general-purpose input/output port bits IO0 and IO1 are used to generate the Chip Select ( CS) and DAC Latch
Update ( LDAC ) inputs to the TLV5604. The active low Power Down ( PD ) is pulled high all the time to ensure
the DACs are enabled.
DX
CLKX
FSX
I/O 0
I/O 1
TMS320C203
SDIN
SCLK
FS
CS
LDAC
REF
VDD
PD
VOUTA
VOUTB
VOUTC
VOUTD
VSS
TLV5604
REFINAB
REFINCD
Figure 17. TLV5604 Interfaced with TMS320C203
Software
The application example generates a differential in-phase (sine) signal between the VOUTA and VOUTB pins,
and it is quadrature (cosine) signal as the differential signal between VOUTC and VOUTD.
The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses
LDAC low to update all 4 DACs simultaneously, then fetches and writes the next sample to all 4 DACs. The
samples are stored in a look-up table, which describes two full periods of a sine wave.
The synchronous serial port of the DSP is used in burst mode. In this mode, the processor generates an FS
pulse preceding the MSB of every data word. If multiple, contiguous words are transmitted, a violation of the
tsu(C16-FS) timing requirement will occur. To avoid this, the program waits until the transmission of the previous
word has been completed.
相關PDF資料 |
PDF描述 |
|---|---|
| TLV5606CDR | SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLV5606CD | SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLV5606IDGKR | SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLV5606IDR | SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLV5606ID | SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV5604IPW | 功能描述:數模轉換器- DAC 10bit Quad Serial D RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5604IPW | 制造商:Texas Instruments 功能描述:IC 10BIT DAC QUAD SMD TSSOP16 |
| TLV5604IPW | 制造商:Texas Instruments 功能描述:Digital-Analog Converter IC Interface Ty |
| TLV5604IPWG4 | 功能描述:數模轉換器- DAC 10-Bit 3 us Quad DAC Serial Input RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5604IPWR | 功能描述:數模轉換器- DAC 10-Bit 3 us Quad DAC Serial Input RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發布緊急采購，3分鐘左右您將得到回復。