- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98256 > TLV5606CDR (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV5606CDR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| 封裝： | GREEN, PLASTIC, MS-012AA, SOIC-8 |
| 文件頁數(shù)： | 4/27頁 |
| 文件大小： | 636K |
| 代理商： | TLV5606CDR |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
TLV5606
2.7V TO 5.5V LOW POWER 10BIT DIGITALTOANALOG
CONVERTERS WITH POWER DOWN
SLAS259B DECEMBER 1999 REVISED APRIL 2004
12
WWW.TI.COM
APPLICATION INFORMATION
serial interface (continued)
If there is no need to have more than one device on the serial bus, then CS can be tied low. Figure 16 shows
an example of how to connect the TLV5606 to a TMS320, SPI, or Microwire port using only three pins.
TMS320
DSP
FSX
DX
CLKX
TLV5606
FS
DIN
SCLK
CS
SPI
SS
MOSI
SCLK
TLV5606
FS
DIN
SCLK
CS
Microwire
I/O
SO
SK
TLV5606
FS
DIN
SCLK
CS
Figure 16. Three-Wire Interface
Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling
edge on the I/O pin connected to FS. If the word width is 8 bits (SPI and Microwire), two write operations must
be performed to program the TLV5606. After the write operation(s), the DAC output is updated automatically
on the next positive clock edge following the sixteenth falling clock edge.
serial clock frequency and update rate
The maximum serial clock frequency is given by:
f
SCLKmax +
1
t
wH(min) )
t
wL(min)
+ 20 MHz
The maximum update rate is:
f
UPDATEmax +
1
16 t
wH(min) )
t
wL(min)
+ 1.25 MHz
The maximum update rate is a theoretical value for the serial interface, since the settling time of the TLV5606
has to be considered also.
data format
The 16-bit data word for the TLV5606 consists of two parts:
D Control bits
(D15 . . . D12)
D New DAC value
(D11 ...D2)
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
SPD
PWR
X
New DAC value (10 bits)
0
X: don’t care
SPD: Speed control bit.
1
→ fast mode
0
→ slow mode
PWR: Power control bit.
1
→ power down
0
→ normal operation
In power-down mode, all amplifiers within the TLV5606 are disabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5606CD | SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLV5606IDGKR | SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLV5606IDR | SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLV5606ID | SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLV5606CDGKRG4 | SERIAL INPUT LOADING, 9 us SETTLING TIME, 10-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5606CDRG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10-Bit 3 or 9 us DAC Serial Input RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5606D | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 10-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5606DGK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 10-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5606ID | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10bit DAC w/Pwr D RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5606IDG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10-Bit 3 or 9 us DAC Serial Input RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。