- 您現在的位置：買賣IC網 > PDF目錄98257 > TLV5613IPWR (TEXAS INSTRUMENTS INC) PARALLEL, WORD INPUT LOADING, 1 us SETTLING TIME, 12-BIT DAC, PDSO20 PDF資料下載
參數資料
| 型號： | TLV5613IPWR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | PARALLEL, WORD INPUT LOADING, 1 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| 封裝： | PLASTIC, TSSOP-20 |
| 文件頁數： | 18/23頁 |
| 文件大小： | 447K |
| 代理商： | TLV5613IPWR |
TLV5613
2.7 V TO 5.5 V 12-BIT PARALLEL DIGITAL-TO-ANALOG CONVERTER
WITH POWER DOWN
SLAS174B – DECEMBER 1997 – REVISED NOVEMBER 2000
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range, supply
voltages, and reference voltages (unless otherwise noted)
power supply
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VDD =5V
Fast
1.6
3
mA
IDD
Power supply current
No load,
All inputs = GND or DVDD
VDD = 5 V
Slow
0.5
1.3
mA
IDD
Power supply current
All inputs = GND or DVDD,
DAC latch = 0x800
VDD =3V
Fast
1.4
2.7
mA
VDD = 3 V
Slow
0.4
1.1
mA
Power down supply current
See Figure 14
0.01
10
A
PSRR
Power supply rejection ratio
Zero scale,
See Note 2
–65
dB
PSRR
Power supply rejection ratio
Full scale,
See Note 3
–65
dB
NOTES:
2. Power supply rejection ratio at zero scale is measured by varying AVDD and is given by:
PSRR = 20 log [(EZS(AVDDmax) – EZS(AVDDmin))/AVDDmax]
3. Power supply rejection ratio at full scale is measured by varying AVDD and is given by:
PSRR = 20 log [(EG(AVDDmax) – EG(AVDDmin))/AVDDmax]
static DAC specifications
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Resolution
Vref(REFIN) = 2.048 V, 1.024 V
12
bits
Integral nonlinearity (INL), end point adjusted
Vref(REFIN) = 2.048 V, 1.024 V,
See Note 4
±1.5
±4
LSB
Differential nonlinearity (DNL)
Vref(REFIN) = 2.048 V, 1.024 V,
See Note 5
±0.4
± 1
LSB
EZS
Zero-scale error (offset error at zero scale)
Vref(REFIN) = 2.048 V, 1.024 V,
See Note 6
±3
±20
mV
Zero-scale-error temperature coefficient
Vref(REFIN) = 2.048 V, 1.024 V,
See Note 7
3
ppm/
°C
EG
Gain error
Vref(REFIN) = 2.048 V, 1.024 V,
See Note 8
±0.25
±0.5
% of FS
voltage
Gain error temperature coefficient
Vref(REFIN) = 2.048 V, 1.024 V,
See Note 9
1
ppm/
°C
NOTES:
4. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output
from the line between zero and full scale excluding the effects of zero code and full-scale errors.
5. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1
LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains
constant) as a change in the digital input code.
6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
7. Zero-scale-error temperature coefficient is given by: EZS TC = [EZS (Tmax) – EZS (Tmin)]/Vref × 106/(Tmax – Tmin).
8. Gain error is the deviation from the ideal output (Vref – 1 LSB) with an output load of 10 k excluding the effects of the zero-error.
9. Gain temperature coefficient is given by: EG TC = [EG(Tmax) – EG (Tmin)]/Vref × 106/(Tmax – Tmin).
output specifications
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VO
Output voltage
RL = 10 k
0
AVDD–0.4
V
Output load regulation accuracy
VO(OUT) = 4.096 V,
RL = 2 k,
0.1
0.29
% of FS
voltage
IOSC(source) Output short circuit source current
VO(OUT) =0V input all 1s
AVDD = 5 V
–100
mA
IOSC(source) Out ut short circuit source current
VO(OUT) = 0 V, in ut all 1s
AVDD = 3 V
–25
mA
IOSC(sink)
Output short circuit sink current
RL = 100 input all 1s
AVDD = 5 V
–10
mA
IOSC(sink)
Out ut short circuit sink current
RL = 100 , in ut all 1s
AVDD = 3 V
–10
mA
相關PDF資料 |
PDF描述 |
|---|---|
| TLV5613IDWRG4 | PARALLEL, WORD INPUT LOADING, 1 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5613IPWG4 | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5613CPWG4 | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5613CDWG4 | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5613IPWRG4 | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV5613IPWRG4 | 功能描述:數模轉換器- DAC 12-Bit DAC Parallel Voltage Out RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5613PW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V 12-BIT PARALLEL DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN |
| TLV5614 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 5.5-V 12-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5614-10-30EVM | 功能描述:數據轉換 IC 開發工具 TLV5614-10-30 Eval Mod RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| TLV5614CD | 功能描述:數模轉換器- DAC 10bit Quad Serial RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發布緊急采購，3分鐘左右您將得到回復。