- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98257 > TLV5614CPWRG4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO16 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV5614CPWRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO16 |
| 封裝： | GREEN, PLASTIC, TSSOP-16 |
| 文件頁數(shù)： | 31/34頁 |
| 文件大小： | 737K |
| 代理商： | TLV5614CPWRG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁
TLV5614
2.7-V TO 5.5-V 12-BIT 3-
S QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS188B – SEPTEMBER 1998 – REVISED APRIL 2003
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range, supply
voltages, and reference voltages (unless otherwise noted) (continued)
analog output dynamic performance
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SR
Output slew rate
CL = 100 pF, RL = 10 k,
VO 10% to 90%
Fast
5
V/
s
SR
Output slew rate
VO = 10% to 90%,
Vref = 2.048 V, 1024 V
Slow
1
V/
s
t
Output settling time
To
± 0.5 LSB, CL = 100 pF,
Fast
3
5.5
s
ts
Output settling time
To
± 0.5 LSB, CL = 100 F,
RL = 10 k, See Notes 12 and 14
Slow
9
20
s
t
Output settling time code to code
To
± 0.5 LSB, CL = 100 pF,
Fast
1
s
ts(c)
Output settling time, code to code
To
± 0.5 LSB, CL = 100 F,
RL = 10 k, See Note 13
Slow
2
s
Glitch energy
Code transition from 7FF to 800
10
nV-sec
SNR
Signal-to-noise ratio
Sinewave generated by DAC,
R f
lt
1 024 t 3 V
d 2 048 t 5 V
74
S/(N+D)
Signal to noise + distortion
Reference voltage = 1.024 at 3 V and 2.048 at 5 V,
fs = 400 KSPS,
66
dB
THD
Total harmonic distortion
fs = 400 KSPS,
fOUT = 1.1 kHz sinewave,
CL = 100 pFRL =10k
–68
dB
SFDR
Spurious free dynamic range
CL = 100 pF,
RL = 10 k,
BW = 20 kHz
70
NOTES: 12. Settling time is the time for the output signal to remain within
±0.5 LSB of the final measured value for a digital input code change
ofFFF hex to 080 hex for 080 hex to FFF hex.
13. Settling time is the time for the output signal to remain within
±0.5 LSB of the final measured value for a digital input code change
of one count.
14. Limits are ensured by design and characterization, but are not production tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5614IPWG4 | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO16 |
| TLV5614CDR | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO16 |
| TLV5614IDG4 | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO16 |
| TLV5614ID | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO16 |
| TLV5614CPWR | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5614D | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 5.5-V 12-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5614-EP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 5.5-V 12-BIT 3-??s QUADRUPLE DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN |
| TLV5614ID | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10bit Quad Serial RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5614ID | 制造商:Texas Instruments 功能描述:12-BIT QUADRUPLE DIGITAL/ANALOG CONVERTE |
| TLV5614IDG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 3 us Quad DAC Serial Input RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。