- 您現在的位置：買賣IC網 > PDF目錄98258 > TLV5614MPWREP (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO16 PDF資料下載
參數資料
| 型號： | TLV5614MPWREP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO16 |
| 封裝： | GREEN, PLASTIC, TSSOP-16 |
| 文件頁數： | 7/32頁 |
| 文件大小： | 674K |
| 代理商： | TLV5614MPWREP |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
TLV5614EP
2.7V TO 5.5V 12BIT 3 s QUADRUPLE DIGITALTOANALOG CONVERTER
WITH POWER DOWN
SGLS355 JUNE 2006
15
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
data format (continued)
In power-down mode, all amplifiers within the TLV5614 are disabled. A particular DAC (A, B, C, D) of the
TLV5614 is selected by A1 and A0 within the input word.
A1
A0
DAC
0
A
0
1
B
1
0
C
1
D
TLV5614 interfaced to TMS320C203 DSP
hardware interfacing
Figure 18 shows an example of how to connect the TLV5614 to a TMS320C203 DSP. The serial port is
configured in burst mode, with FSX generated by the TMS320C203 to provide the frame synchronization (FS)
input to the TLV5614. Data is transmitted on the DX line, with the serial clock input on the CLKX line. The
general-purpose input/output port bits, IO0 and IO1, are used to generate the chip select (CS) and DAC latch
update (LDAC) inputs to the TLV5614. The active-low power down (PD) is pulled high all the time to ensure the
DACs are enabled.
DX
CLKX
FSX
I/O 0
I/O 1
TMS320C203
SDIN
SCLK
FS
CS
LDAC
REF
VDD
PD
VOUTA
VOUTB
VOUTC
VOUTD
VSS
TLV5614
REFINAB
REFINCD
Figure 18. TLV5614 Interfaced With TMS320C203
software
The application example outputs a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and
its quadrature (cosine) signal as the differential signal between VOUTC and VOUTD.
The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses
LDAC low to update all four DACs simultaneously, then fetches and writes the next sample to all four DACs.
The samples are stored in a look-up table, which describes two full periods of a sine wave.
The synchronous serial port of the DSP is used in burst mode. In this mode, the processor generates an FS
pulse preceding the MSB of every data word. If multiple, contiguous words are transmitted, a violation of the
tsu(C16FS) timing requirement occurs. To avoid this, the program waits until the transmission of the previous
word has been completed.
相關PDF資料 |
PDF描述 |
|---|---|
| TLV5616CDGKRG4 | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5616CDR | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5616CD | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5616IDR | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5616CDGKG4 | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV5614PW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 5.5-V 12-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5614Y | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 5.5-V, 12-BIT QUAD DAC IN WAFER CHIP SCALE PACKAGE |
| TLV5616 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5616_12 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 5.5-V LOW POWER 12-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5616C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
發布緊急采購，3分鐘左右您將得到回復。