- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98258 > TLV5616IDGKRG4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | TLV5616IDGKRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| 封裝： | GREEN, PLASTIC, MSOP-8 |
| 文件頁數(shù)： | 11/28頁 |
| 文件大小： | 698K |
| 代理商： | TLV5616IDGKRG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
TLV5616C, TLV5616I
2.7V TO 5.5V LOW POWER 12BIT DIGITALTOANALOG
CONVERTERS WITH POWER DOWN
SLAS152D DECEMBER 1997 REVISED APRIL 2004
19
WWW.TI.COM
APPLICATION INFORMATION
definitions of specifications and terminology
integral nonlinearity (INL)
The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum
deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale
errors.
differential nonlinearity (DNL)
The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the
measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage
changes in the same direction (or remains constant) as a change in the digital input code.
zero-scale error (EZS)
Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.
gain error (EG)
Gain error is the error in slope of the DAC transfer function.
signal-to-noise ratio + distortion (S/N+D)
S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below
the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.
spurious free dynamic range (SFDR)
SFDR is the difference between the rms value of the output signal and the rms value of the largest spurious
signal within a specified bandwidth. The value for SFDR is expressed in decibels.
total harmonic distortion (THD)
THD is the ratio of the rms sum of the first six harmonic components to the rms value of the fundamental signal
and is expressed in decibels.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5616IDGK | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5616CDGK | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5616IP | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDIP8 |
| TLV5616IDRG4 | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5616IDG4 | SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5616IDR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2.7-5.5 V Low Power 12-Bit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5616IDRG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2.7-5.5 V Low Power 12-Bit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5616IP | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2.7-5.5 V Low Power 12-Bit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5616IPE4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2.7-5.5 V Low Power 12-Bit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5617A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 5.5-V LOW-POWER DUAL 10-BIT DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。