欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLV5616IP
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDIP8
封裝: ROHS COMPLIANT, PLASTIC, DIP-8
文件頁數: 24/28頁
文件大?。?/td> 698K
代理商: TLV5616IP
TLV5616C, TLV5616I
2.7V TO 5.5V LOW POWER 12BIT DIGITALTOANALOG
CONVERTERS WITH POWER DOWN
SLAS152D DECEMBER 1997 REVISED APRIL 2004
5
WWW.TI.COM
operating characteristics over recommended operating free-air temperature range (unless
otherwise noted)
analog output dynamic performance
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ts(FS)
Output settling time, full scale
RL = 10 k,
CL = 100 pF,
Fast
3
5.5
s
ts(FS)
Output settling time, full scale
RL = 10 k,
See Note 11
CL = 100 pF,
Slow
9
20
s
ts(CC)
Output settling time, code to code
RL = 10 k,
CL = 100 pF,
Fast
1
s
ts(CC)
Output settling time, code to code
RL = 10 k,
See Note 12
CL = 100 pF,
Slow
2
s
SR
Slew rate
RL = 10 k,
CL = 100 pF,
Fast
3.6
V/ s
SR
Slew rate
RL = 10 k,
See Note 13
CL = 100 pF,
Slow
0.9
V/
s
Glitch energy
Code transition from 0x7FF to 0x800
10
nVs
S/N
Signal to noise
fs = 400 KSPS
fout = 1.1 kHz,
74
dB
S/(N+D)
Signal to noise + distortion
fs = 400 KSPS
fout = 1.1 kHz,
RL = 10 k
CL = 100 pF,
66
dB
THD
Total harmonic distortion
RL = 10 k,
CL = 100 pF,
BW = 20 kHz
68
dB
Spurious free dynamic range
BW = 20 kHz
70
dB
NOTES: 11. Settling time is the time for the output signal to remain within
±0.5 LSB of the final measured value for a digital input code change
of 0x080 to 0x3FF or 0x3FF to 0x080. Not tested, ensured by design.
12. Settling time is the time for the output signal to remain within
± 0.5 LSB of the final measured value for a digital input code change
of one count. Code change from 0x1FF to 0x200. Not tested, ensured by design.
13. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.
digital input timing requirements
MIN
NOM
MAX
UNIT
tsu(CSFS)
Setup time, CS low before FS
10
ns
tsu(FSCK)
Setup time, FS low before first negative SCLK edge
8
ns
tsu(C16FS)
Setup time, sixteenth negative edge after FS low on which bit D0 is sampled before rising
edge of FS
10
ns
tsu(C16CS)
Setup time, sixteenth positive SCLK edge (first positive after D0 is sampled) before CS rising
edge. If FS is used instead of the sixteenth positive edge to update the DAC, then the setup
time is between the FS rising edge and CS rising edge.
10
ns
twH
Pulse duration, SCLK high
25
ns
twL
Pulse duration, SCLK low
25
ns
tsu(D)
Setup time, data ready before SCLK falling edge
8
ns
th(D)
Hold time, data held valid after SCLK falling edge
5
ns
twH(FS)
Pulse duration, FS high
20
ns
相關PDF資料
PDF描述
TLV5616IDRG4 SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8
TLV5616IDG4 SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8
TLV5616IDGKR SERIAL INPUT LOADING, 9 us SETTLING TIME, 12-BIT DAC, PDSO8
TLV5617ACDR SERIAL INPUT LOADING, 3 us SETTLING TIME, 10-BIT DAC, PDSO8
TLV5617AIDR SERIAL INPUT LOADING, 3 us SETTLING TIME, 10-BIT DAC, PDSO8
相關代理商/技術參數
參數描述
TLV5616IPE4 功能描述:數模轉換器- DAC 2.7-5.5 V Low Power 12-Bit RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5617A 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 5.5-V LOW-POWER DUAL 10-BIT DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN
TLV5617ACD 功能描述:數模轉換器- DAC Dual 10bit DAC RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5617ACD 制造商:Texas Instruments 功能描述:IC 10BIT DAC DUAL SMD SOIC8
TLV5617ACD 制造商:Texas Instruments 功能描述:Digital-Analog Converter IC Interface Ty
主站蜘蛛池模板: 襄城县| 布拖县| 谷城县| 临猗县| 六枝特区| 白朗县| 木里| 柳江县| 金溪县| 桦川县| 宜宾市| 辉南县| 手游| 南靖县| 中卫市| 青浦区| 宜宾市| 丰原市| 濉溪县| 正安县| 贵德县| 万荣县| 台州市| 深圳市| 渝中区| 临汾市| 屯留县| 万安县| 周口市| 怀集县| 怀化市| 乐业县| 湛江市| 夏津县| 凤城市| 锦屏县| 寿宁县| 永济市| 义马市| 台北市| 淅川县|