- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98258 > TLV5619IDWRG4 (TEXAS INSTRUMENTS INC) PARALLEL, WORD INPUT LOADING, 1 us SETTLING TIME, 12-BIT DAC, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV5619IDWRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | PARALLEL, WORD INPUT LOADING, 1 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| 封裝： | GREEN, PLASTIC, SOIC-20 |
| 文件頁(yè)數(shù)： | 18/23頁(yè) |
| 文件大小： | 478K |
| 代理商： | TLV5619IDWRG4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
www.ti.com
ELECTRICAL CHARACTERISTICS
TLV5619
SLAS172F – DECEMBER 1997 – REVISED FEBRUARY 2004
over recommended operating free-air temperature range, sdupply voltages, and reference voltages (unless otherwise noted)
STATIC DAC SPECIFICATIONS
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Resolution
Vref(REFIN) = 2.048 V at 5 V, 1.024 V at 3 V
12
bits
Vref(REFIN) = 2.048 V at 5 V,
Integral nonlinearity (INL)
See (1)
±1.5
±4
LSB
1.024 V at 3 V,
Vref(REFIN) = 2.048 V at 5 V,
Differential nonlinearity (DNL)
See (2)
±0.4
±1
LSB
1.024 V at 3 V,
Vref(REFIN) = 2.048 V at 5 V,
EZS
Zero-scale error (offset error at zero scale)
See (3)
±3
±20
mV
1.024 V at 3 V,
Vref(REFIN) = 2.048 V at 5 V,
Zero-scale-error temperature coefficient
See (4)
3
ppm/
°C
1.024 V at 3 V,
Vref(REFIN) = 2.048 V at 5 V,
% of FS
EG
Gain error
See (5)
±0.25
±0.5
1.024 V at 3 V,
voltage
Vref(REFIN) = 2.048 V at 5 V,
Gain error temperature coefficient
See (6)
1
ppm/
°C
1.024 V at 3 V,
Zero scale
65
PSRR
Power-supply rejection ratio
See (7) and (8)
dB
Gain
65
(1)
The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from
the line between zero and full scale excluding the effects of zero code and full-scale errors.
(2)
The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB
amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant)
as a change in the digital input code.
(3)
Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
(4)
Zero-scale-error temperature coefficient is given by: EZS TC = [EZS (Tmax) - EZS (Tmin)]/Vref× 10
6/(T
max - Tmin).
(5)
Gain error is the deviation from the ideal output (2
× V
ref - 1 LSB) with an output load of 10 k excluding the effects of the zero-error.
(6)
Gain temperature coefficient is given by: EG TC = [EG(Tmax) - EG (Tmin)]/Vref× 10
6/(T
max - Tmin).
(7)
Zero-scale-error rejection ratio (EZS-RR) is measured by varying the VDD from 4.5 V to 5.5 V dc and measuring the proportion of this
signal imposed on the zero-code output voltage.
(8)
Gain-error rejection ratio (EG-RR) is measured by varying the VDD from 4.5 V to 5.5 V dc and measuring the proportion of this signal
imposed on the full-scale output voltage after subtracting the zero scale change.
OUTPUT SPECIFICATIONS
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VO
Voltage output range
RL = 10 k
0
VDD-0.4
V
% of FS
Output load regulation accuracy
VO(OUT)= 4.096 V, 2.048 V
RL = 2 k
0.1
0.29
voltage
5-V Supply
100
VO(OUT) = 0 V, Full scale
IOSC(source)
Output short circuit source current
mA
code
3-V Supply
25
5-V Supply
10
IO(source)
Output source current
RL = 100
mA
3-V Supply
10
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5619IPWRG4 | PARALLEL, WORD INPUT LOADING, 1 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5619CPWRG4 | PARALLEL, WORD INPUT LOADING, 1 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5619CDWG4 | PARALLEL, WORD INPUT LOADING, 1 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5619QDWRG4 | PARALLEL, WORD INPUT LOADING, 1 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5619IDWG4 | PARALLEL, WORD INPUT LOADING, 1 us SETTLING TIME, 12-BIT DAC, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5619IPW | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12bit CMOS DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5619IPW | 制造商:Texas Instruments 功能描述:IC 12BIT DAC CMOS 1MHZ TSSOP20 |
| TLV5619IPWG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit Sngl Channel DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5619IPWR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit Sngl Channel DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5619IPWRG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit Sngl Channel DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。