- 您現在的位置：買賣IC網 > PDF目錄98259 > TLV5621EDRG4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14 PDF資料下載
參數資料
| 型號： | TLV5621EDRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14 |
| 封裝： | GREEN, PLASTIC, SOIC-14 |
| 文件頁數： | 14/20頁 |
| 文件大小： | 434K |
| 代理商： | TLV5621EDRG4 |
TLV5621I
LOW-POWER QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTER
SLAS138B – APRIL 1996 – REVISED FEBRUARY 1997
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Each DAC output is buffered by a configurable-gain output amplifier, which can be programmed to times one
or times two gain.
On power-up, the DACs are reset to CODE 0.
Each output voltage is given by:
V
O
(DACA|B|C|D)
+ REF
CODE
256
(1
) RNG bit value)
where CODE is in the range 0 to 255 and the range (RNG) bit is a 0 or 1 within the serial control word.
Table 1. Ideal-Output Transfer
D7
D6
D5
D4
D3
D2
D1
D0
OUTPUT VOLTAGE
0
GND
0
0000001
(1/256)
× REF (1+RNG)
0
1111111
(127/256)
× REF (1+RNG)
1
0000000
(128/256)
× REF (1+RNG)
1
(255/256)
× REF (1+RNG)
data interface
The data interface has two modes of operation; single and double buffered. Both modes serially clock in bits
of data using DATA and CLK whenever EN is high. When EN is low, CLK is disabled and data cannot be loaded
into the buffers.
In the single buffered mode, the DAC outputs are updated on the last/twelfth falling edge of CLK, so this mode
only requires a two-wire interface with EN tied high (see Figure 1 and Figure 2).
In the double buffered mode (startup default), the outputs of the DACs are updated on the falling edge of the
EN strobe (see Figure 3 and Figure 4). This allows multiple devices to share data and clock lines by having only
separate EN lines.
single-buffer mode (MODE = 1)
When a two wire interface is used, EN is tied high and the input to the device is always active; therefore, random
data can be clocked into the input latch. In order to regain word synchronization, twelve zeros are clocked in
as shown in Figure 1, and then a data or control word is clocked in. In Figure 1, the MODE bit is set to one, and
a control word is clocked in with the DAC outputs becoming active after the last falling edge of the control word.
Figure 2 shows valid data being written to a DAC, note that CLK is held low while the data is invalid. Data can
be written to all four DACs and then the control word is clocked in which sets the MODE bit to 1. At the end of
the control word, the data is latched to the inputs of the DACs.
Note that once the MODE bit has been set, it is not possible to clear it, i.e., it is not possible to move from single
to double-buffered mode.
相關PDF資料 |
PDF描述 |
|---|---|
| TLV5621ID | SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14 |
| TLV5621IDR | SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14 |
| TLV5621EDG4 | SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14 |
| TLV5621ED | SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14 |
| TLV5621IDG4 | SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV5621EN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLV5621I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW-POWER QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTER |
| TLV5621ID | 功能描述:數模轉換器- DAC 8bit DAC 4Chl RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5621IDG4 | 功能描述:數模轉換器- DAC Low-Power Quadruple 8-Bit RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5621IDR | 功能描述:數模轉換器- DAC Low-Power Quadruple 8-Bit RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發布緊急采購，3分鐘左右您將得到回復。