- 您現在的位置：買賣IC網 > PDF目錄98257 > TLV5629IPWG4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO20 PDF資料下載
參數資料
| 型號： | TLV5629IPWG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO20 |
| 封裝： | GREEN, PLASTIC, TSSOP-20 |
| 文件頁數： | 17/21頁 |
| 文件大小： | 501K |
| 代理商： | TLV5629IPWG4 |
TIMING REQUIREMENTS
www.ti.com.................................................................................................................................................... SLAS268G – MAY 2000 – REVISED NOVEMBER 2008
ELECTRICAL CHARACTERISTICS (continued)
over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ANALOG OUTPUT DYNAMIC PERFORMANCE
Fast
1
3
ts(FS)
Output settling time (full scale)
RL = 10 k, CL = 100 pF, See
(4)
s
Slow
3
7
Fast
0.5
1
Output settling time, code to
ts(CC)
RL = 10 k, CL = 100 pF, See
(5)
s
code
Slow
1
2
Fast
4
10
SR
Slew rate
RL = 10 k, CL = 100 pF, See
(6)
V/
s
Slow
1
3
Glitch energy
See (7)
4
nV-s
Channel crosstalk
10 kHz sine, 4 VPP
-90
dB
(4)
Settling time is the time for the output signal to remain within +0.5 LSB of the final measured value for a digital input code change of
0x80 to 0xFFF and 0xFFF to 0x080, respectively. Assured by design; not tested.
(5)
Settling time is the time for the output signal to remain within +0.5 LSB of the final measured value for a digital input code change of one
count. The max time applies to code changes near zero scale or full scale. Assured by design; not tested.
(6)
Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full scale voltage.
(7)
Code transition: TLV5610 - 0x7FF to 0x800, TLV5608 - 0x7FC to 0x800, TLV5629 - 0x7F0 to 0x800
DIGITAL INPUTS
MIN
NOM
MAX
UNIT
tsu(FS-CK)
Setup time, FS low before next negative SCLK edge
8
ns
Setup time, 16th negative edge after FS low on which bit D0 is sampled before
tsu(C16-FS)
10
ns
rising edge of FS.
C mode only
tsu(FS-C17)
C mode, setup time, FS high before 17th negative edge of SCLK.
10
ns
tsu(CK-FS)
DSP mode, setup time, SLCK low before FS low.
5
ns
twL(LDAC)
LDAC duration low
10
ns
twH
SCLK pulse duration high
16
ns
twL
SCLK pulse duration low
16
ns
tsu(D)
Setup time, data ready before SCLK falling edge
8
ns
th(D)
Hold time, data held valid after SCLK falling edge
5
ns
twH(FS)
FS duration high
10
ns
twL(FS)
FS duration low
10
ns
See AC
ts
Settling time
specs
Copyright 2000–2008, Texas Instruments Incorporated
5
相關PDF資料 |
PDF描述 |
|---|---|
| TLV5610IPWR | SERIAL INPUT LOADING, 3 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5608IPWG4 | SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO20 |
| TLV5610IYE | SERIAL INPUT LOADING, 3 us SETTLING TIME, 12-BIT DAC, PBGA20 |
| TLV5608IYER | SERIAL INPUT LOADING, 3 us SETTLING TIME, 10-BIT DAC, PBGA20 |
| TLV5610IYER | SERIAL INPUT LOADING, 3 us SETTLING TIME, 12-BIT DAC, PBGA20 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV5629IPWR | 功能描述:數模轉換器- DAC 8bit 8Ch 1/3us DAC RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5629IPWRG4 | 功能描述:數模轉換器- DAC 8-Bit 8-Ch. 1/3 us DAC Serial Input RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5630 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN AND INTERNAL REFERENCE |
| TLV5630IDW | 功能描述:數模轉換器- DAC 12bit 8Chl DAC RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5630IDW | 制造商:Texas Instruments 功能描述:IC's |
發布緊急采購，3分鐘左右您將得到回復。