- 您現在的位置：買賣IC網 > PDF目錄98261 > TLV5630IPWG4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 3 us SETTLING TIME, 12-BIT DAC, PDSO20 PDF資料下載
參數資料
| 型號： | TLV5630IPWG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 3 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| 封裝： | GREEN, PLASTIC, TSSOP-20 |
| 文件頁數： | 4/21頁 |
| 文件大小： | 511K |
| 代理商： | TLV5630IPWG4 |
DAC A-H AND TWO-CHANNEL REGISTERS
PRESET
SLAS269F – MAY 2000 – REVISED NOVEMBER 2008 .................................................................................................................................................... www.ti.com
Writing to DAC A-H sets the output voltage of channel A-H. It is possible to automatically generate the
complement of one channel by writing to one of the four two-channel registers (DAC A and B etc.).
The TLV5630 decodes all 12 data bits. The TLV5631 decodes D11 to D2 (D1 and D0 are ignored). The TLV5632
decodes D11 to D4 (D3 to D0 are ignored).
The outputs of the DAC channels can be driven simultaneously to a predefined value stored in the preset register
by driving the PRE input pin low and asserting the LDAC input pin. The preset register is cleared (set to zero) by
the POR circuit after power up. Therefore, it must be written with a predefined value before asserting the PRE
pin low, unless zero is the desired preset value. The PRE input is asynchronous to the clock.
CTRL0
BIT
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Function
X
PD
DO
R1
R0
IM
Default
X
0
PD
: Full device power down
0 = normal
1 = power down
DO
: DOUT enable
0 = disabled
1 = enabled
R1:0
: Reference select bits
0 = external
1 = external, 2 = internal 1 V, 3 = internal 2 V
IM
: Input mode
0 = straight binary
1 = twos complement
X
: Reserved
If DOUT is enabled, the data input on DIN is output on DOUT with a 16-cycle delay. That makes it possible to
daisy-chain multiple DACs on one serial bus.
CTRL1
BIT
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Function
X
PGH
PEF
PCD
PAB
SGH
SEF
SCD
SAB
Default
X
0
PXY
: Power Down DACXY
0 = normal
1 = power down
SXY
: Speed DACXY
0 = slow
1 = fast
XY
: DAC pair AB, CD, EF or GH
In power-down mode, the amplifiers of the selected DAC pair are disabled and the total power consumption of
the device is significantly reduced. Power-down mode of a specific DAC pair can be selected by setting the PXY
bit within the data word to 1.
There are two settling time modes: fast and slow. Fast mode of a DAC pair is selected by setting SXY to 1 and
slow mode is selected by setting SXY to 0.
12
Copyright 2000–2008, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| TLV5630IPWRG4 | SERIAL INPUT LOADING, 3 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5631IPWRG4 | SERIAL INPUT LOADING, 3 us SETTLING TIME, 10-BIT DAC, PDSO20 |
| TLV5630IDWG4 | SERIAL INPUT LOADING, 3 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5633CDWRG4 | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| TLV5633IDWRG4 | PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV5630IPWR | 功能描述:數模轉換器- DAC 2.7V to 5.5V 12-Bit 8-Ch Ser W/Int Ref RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5630IPWRG4 | 功能描述:數模轉換器- DAC 2.7V to 5.5V 12-Bit 8-Ch Ser W/Int Ref RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5631 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN AND INTERNAL REFERENCE |
| TLV5631IDW | 功能描述:數模轉換器- DAC 10bit 8Chl DAC RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5631IDW | 制造商:Texas Instruments 功能描述:IC's |
發布緊急采購，3分鐘左右您將得到回復。