欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLV5633CDWRG4
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20
封裝: GREEN, PLASTIC, SOIC-20
文件頁數: 4/26頁
文件大小: 543K
代理商: TLV5633CDWRG4
www.ti.com
DATA FORMAT
LAYOUT CONSIDERATIONS
SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006
The TLV5633 writes data either to one of the DAC holding latches or to the control register depending on the
address bits A1 and A0.
ADDRESS BITS
A1
A0
REGISTER
0
DAC LSW holding
0
1
DAC MSW holding
1
0
Reserved
1
Control
The following table lists the meaning of the bits within the control register.
D7
D6
D5
D4
D3
D2
D1
D0
X
REF1
REF0
RLDAC
PWR
SPD
X(1)
0(1)
(1)
Default values: X = Don't Care
SPD: Speed control bit
1
→ fast mode
0
→ slow mode
PWR: Power control bit
1
→ power down
0
→ normal operation
RLDAC: Load DAC latch
1
→ latch transparent 0 → DAC latch controlled by LDAC pin
REF1 and REF0 determine the reference source and the reference voltage.
REFERENCE BITS
REF1
REF0
REFERENCE
0
External
0
1
1.024 V
1
0
2.048 V
1
External
If an external reference voltage is applied to the REF pin, external reference must be selected.
To achieve the best performance, it is recommended to have separate power planes for GND, AVDD, and DVDD.
Figure 13 shows how to lay out the power planes for the TLV5633. As a general rule, digital and analog signals
should be separated as wide as possible. To avoid crosstalk, analog and digital traces must not be routed in
parallel. The two positive power planes (AVDD and DVDD) should be connected together at one point with a
ferrite bead.
A 100-nF ceramic low series inductance capacitor between DVDD and GND and a 1-F tantalum capacitor
between AVDD and GND placed as close as possible to the supply pins are recommended for optimal
performance.
12
相關PDF資料
PDF描述
TLV5633IDWRG4 PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20
TLV5633CPW PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20
TLV5633IDW PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20
TLV5633CDWR PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20
TLV5633IPWR PARALLEL, WORD INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO20
相關代理商/技術參數
參數描述
TLV5633CPW 功能描述:數模轉換器- DAC 2.7-5.5-V Low Power 12-Bit DAC RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5633CPWG4 功能描述:數模轉換器- DAC 2.7-5.5-V Low Power 12-Bit DAC RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5633CPWR 功能描述:數模轉換器- DAC 2.7-5.5-V Low Power 12-Bit DAC RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5633CPWRG4 功能描述:數模轉換器- DAC 2.7-5.5-V Low Power 12-Bit DAC RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5633I 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN
主站蜘蛛池模板: 习水县| 呼玛县| 霍州市| 紫金县| 牡丹江市| 思南县| 深水埗区| 惠安县| 乐陵市| 九江市| 青浦区| 上饶市| 平阳县| 九龙坡区| 台中市| 炎陵县| 汉源县| 青州市| 罗山县| 乐清市| 泾阳县| 白玉县| 兴安县| 新巴尔虎右旗| 黎平县| 金华市| 冕宁县| 伊春市| 昌江| 嵊泗县| 安岳县| 隆林| 兰西县| 淮阳县| 海南省| 城口县| 秭归县| 商城县| 大邑县| 宜章县| 那曲县|