- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98262 > TLV571IPW (TEXAS INSTRUMENTS INC) 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | TLV571IPW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| 封裝： | GREEN, PLASTIC, TSSOP-24 |
| 文件頁數(shù)： | 4/28頁 |
| 文件大小： | 479K |
| 代理商： | TLV571IPW |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
TLV571
2.7 V TO 5.5 V, 1-CHANNEL, 8-BIT,
PARALLEL ANALOG-TO-DIGITAL CONVERTER
SLAS239A – SEPTEMBER 1999 – REVISED FEBRUARY 2000
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
software START conversion (continued)
system clock source
The TLV571 internally derives multiple clocks from the SYSCLK for different tasks. SYSCLK is used for most
conversion subtasks. The source of SYSCLK is programmable via control register zero, bit 3. The source of
SYSCLK is changed at the rising edge of WR of the cycle when CR0.D3 is programmed.
internal clock (CR0.D3 = 0, SYSCLK = internal OSC)
The TLV571 has a built-in 10 MHz OSC. When the internal OSC is selected as the source of SYSCLK, the
internal clock starts with a delay (one half of the OSC period max) after the falling edge of the conversion trigger
(either WR, RD, or CSTART). The OSC speed can be set to 10
± 1 MHz or 20 ± 2 MHz by setting register bit
CR1.D4.
external clock (CR0.D3 = 1, SYSCLK = external clock)
The TLV571 is designed to accept an external clock input (CMOS/TTL logic) with frequencies from 1 MHz to
20 MHz.
host processor interface
The TLV571 provides a generic high-speed parallel interface that is compatible with high-performance DSPs
and general-purpose microprocessors. The interface includes D(0–7), INT/EOC, RD, and WR.
output format
The data output format is unipolar (code 0 to 255). The output code format can be either binary or twos
complement by setting register bit CR1.D1.
power up and initialization
After power up, CS must be low to begin an I/O cycle. INT/EOC is initially high. The TLV571 requires two write
cycles to configure the two control registers. The first conversion after the device has returned from the power
down state may be invalid and should be disregarded.
definitions of specifications and terminology
integral nonlinearity
Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale.
The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as level
1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to
the true straight line between these two points.
differential nonlinearity
An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value.
A differential nonlinearity error of less than
±1 LSB ensures no missing codes.
zero offset
The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the
deviation of the actual transition from that point.
gain error
The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition
should occur at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual
difference between first and last code transitions and the ideal difference between first and last code transitions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5734PAG | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP64 |
| TLV5734PAGG4 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP64 |
| TLV61224DCKT | BATTERY CHARGE CONTROLLER, PDSO6 |
| TLV62065DSGT | 2 A SWITCHING REGULATOR, 3400 kHz SWITCHING FREQ-MAX, PDSO8 |
| TLV977-10CPFB | SPECIALTY ANALOG CIRCUIT, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV571IPWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Bit 1.25 MSPS Single Ch. RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV571PW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V, 1-CHANNEL, 8-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTER |
| TLV5734 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 8 BIT 30 MSPS ADC WITH HIGH -PRECISION CLAMP FOR YUV/RGB VIDEO |
| TLV5734PAG | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 8B 30MSPS ADC Triple Ch Digital Clamp RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| TLV5734PAGG4 | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 8B 30 MSPS ADC 3Ch RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。