
SLLS953 – DECEMBER 2008............................................................................................................................................................................................ www.ti.com
Table 8. I2C Register 0x01 Lookup Table
BIT
VALUE
STATE
DEFAULT
DESCRIPTION
7:6
Bit 7
Bit 6
Port Select I2C Mode
1
X
Port 1 is selected as the active port; HPD on non-selected ports is low. HPD1 can go low, high
or high-Z.
1
0
Port 2 is selected as the active port; HPD on non-selected ports is low. HPD2 can go low, high
or high-Z.
0
Disallowed (indeterminate sate, all terminations are disconnected)
0
1
Standby mode: HPD[1:2] follows HPD_SINK.
5:4
Bit 4
Bit 3
OVS Control
0
OVS2: DDC sink-side VOL and VIL offset range 2: VIL2 (max): 0.4 V, VOL2 (max): 0.6 V
0
1
X
OVS3: DDC sink-side VOL and VIL offset range 3: VIL3 (max): 0.3 V, VOL3 (max): 0.5 V
1
OVS1: DDC sink-side VOL and VIL offset range 1: VIL1 (max): 0.4 V, VOL1 (max): 0.7 V
3:2
Bit 3
Bit 2
Output Edge Rate Control
1
Fastest TMDS output rise and fall time setting + 120 ps approximately (slowest rise and fall
time setting)
1
0
Fastest TMDS output rise and fall time setting + 100 ps approximately
0
1
Fastest TMDS output rise and fall time setting + 50 ps approximately
0
X
Fastest TMDS output rise and fall time setting
1:0
Bit 1
Bit 0
Power Mode
1
0
Device enters low-power mode.
1
Device enters low-power mode.
0
1
Reserved
0
X
Device is in normal-power mode.
Register 0x01 is read/write.
Table 9. I2C Register 0x02 Lookup Table
BIT
VALUE
STATE
DEFAULT
DESCRIPTION
7:6
Bit 7
Bit 6
Port Select Status Indicator
1
X
Indicates port 1 is selected as the active port, all other ports are low.
1
0
Indicates port 2 is selected as the active port, all other ports are low.
0
Disallowed (indeterminate sate, all terminations are disconnected)
0
1
Indicates standby mode: HPD[1:2] follows HPD_SINK.
5:4
Bit 4
Bit 3
OVS Control Status Indicator
0
Indicates DDC sink side VOL and VIL offset range 2: VIL2 (max): 0.4 V, VOL2 (max): 0.6 V
0
1
X
Indicates DDC sink side VOL and VIL offset range 3: VIL3 (max): 0.3 V, VOL3 (max): 0.5 V
1
Indicates DDC sink side VOL and VIL offset range 1: VIL1 (max): 0.4 V, VOL1 (max): 0.7 V
3:2
Bit 3
Bit 2
Output edge rate status control
1
Indicates fastest TMDS output rise and fall time setting + 120 ps approximately (slowest rise
and fall time setting)
1
0
Indicates fastest TMDS output rise and fall time setting + 100 ps approximately
0
1
Indicates fastest TMDS output rise and fall time setting + 50 ps approximately
0
X
Indicates fastest TMDS output rise and fall time setting
1:0
Bit 1
Bit 0
Power Mode Status Indicator
1
0
Indicates device enters low-power mode
1
Indicates device enters low-power mode
0
1
Reserved
0
X
Indicates device is in normal-power mode
36
Copyright 2008, Texas Instruments Incorporated