- 您現在的位置：買賣IC網 > PDF目錄382647 > TMP320C6202BGNZ167 (Texas Instruments, Inc.) FIXED-POINT DIGITAL SIGNAL PROCESSORS PDF資料下載
參數資料
| 型號： | TMP320C6202BGNZ167 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數字信號處理 |
| 英文描述： | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| 中文描述： | 定點數字信號處理器 |
| 文件頁數： | 47/83頁 |
| 文件大小： | 1176K |
| 代理商： | TMP320C6202BGNZ167 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
TMS320C6211, TMS320C6211B
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS073K
AUGUST 1998
REVISED MARCH 2004
47
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
ASYNCHRONOUS MEMORY TIMING
timing requirements for asynchronous memory cycles
§
(see Figure 18
Figure 19)
NO.
C6211
150
C6211
167
C6211B
150
C6211B
167
C6211BGFNA
150
UNIT
MIN
MAX
MIN
MAX
3
4
6
7
t
su(EDV-AREH)
t
h(AREH-EDV)
t
su(ARDY-EKOH)
t
h(EKOH-ARDY)
Setup time, EDx valid before ARE high
Hold time, EDx valid after ARE high
Setup time, ARDY valid before ECLKOUT
high
Hold time, ARDY valid after ECLKOUT
high
9
1
3
1
9
2
3
2
ns
ns
ns
ns
To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is recognized in
the cycle for which the setup and hold time is met. To use ARDY as an asynchronous input, the pulse width of the ARDY signal should be wide
enough (e.g., pulse width = 2E) to ensure setup and hold time is met.
RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are
programmed via the EMIF CE space control registers.
§
E = ECLKOUT period in ns
switching characteristics over recommended operating conditions for asynchronous memory
cycles for C6211 and C6211B
§
(see Figure 18
Figure 19)
NO.
PARAMETER
C6211
150
C6211
167
C6211B
150
C6211B
167
UNIT
MIN
MAX
MIN
MAX
1
2
5
8
9
10
t
osu(SELV-AREL)
t
oh(AREH-SELIV)
t
d(EKOH-AREV)
t
osu(SELV-AWEL)
t
oh(AWEH-SELIV)
t
d(EKOH-AWEV)
Output setup time, select signals valid to ARE low
Output hold time, ARE high to select signals invalid
Delay time, ECLKOUT high to ARE vaild
Output setup time, select signals valid to AWE low
Output hold time, AWE high to select signals invalid
Delay time, ECLKOUT high to AWE vaild
RS * E
3
RH * E
3
RS * E
3
RH * E
3
ns
ns
ns
ns
ns
ns
1.5
8
1.5
8
WS * E
3
WH * E
3
WS * E
3
WH * E
3
1.5
8
1.2
8
RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are
programmed via the EMIF CE space control registers.
§
E = ECLKOUT period in ns
Select signals include: CEx, BE[3:0], EA[21:2], AOE; and for writes, include ED[31:0].
switching characteristics over recommended operating conditions for asynchronous memory
cycles for C6211BGFNA
§
(see Figure 18
Figure 19)
NO.
PARAMETER
C6211BGFNA
150
MIN
RS * E
3
RH * E
3
1.5
WS * E
3
WH * E
3
UNIT
MAX
1
2
5
8
9
10
t
osu(SELV-AREL)
t
oh(AREH-SELIV)
t
d(EKOH-AREV)
t
osu(SELV-AWEL)
t
oh(AWEH-SELIV)
t
d(EKOH-AWEV)
Output setup time, select signals valid to ARE low
Output hold time, ARE high to select signals invalid
Delay time, ECLKOUT high to ARE vaild
Output setup time, select signals valid to AWE low
Output hold time, AWE high to select signals invalid
Delay time, ECLKOUT high to AWE vaild
ns
ns
ns
ns
ns
ns
8
1
8
RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are
programmed via the EMIF CE space control registers.
§
E = ECLKOUT period in ns
Select signals include: CEx, BE[3:0], EA[21:2], AOE; and for writes, include ED[31:0].
相關PDF資料 |
PDF描述 |
|---|---|
| TMX320C6203BGDP167 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMX320C6211BGDP167 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMP320C6202BGDP167 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMS320C6202BGDP167 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMP320C6211GFN167 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TMP320C6202BPYP167 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMP320C6202GFN100 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6202GFNA100 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6202GGP100 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6202GGP120 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR |
發布緊急采購，3分鐘左右您將得到回復。