欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TMP320C6413ZTS400
廠商: Texas Instruments, Inc.
元件分類: 數字信號處理
英文描述: Fixed-Point Digital Signal Processors
中文描述: 定點數字信號處理器
文件頁數: 17/140頁
文件大小: 1958K
代理商: TMP320C6413ZTS400
CPU (DSP Core) Description
17
April 2004
Revised May 2005
SPRS247E
The two .M functional units perform all multiplication operations. Each of the C64x .M units can perform two
16
×
16-bit multiplies or four 8
×
8-bit multiplies per clock cycle. The .M unit can also perform 16
×
32-bit multiply
operations, dual 16
×
16-bit multiplies with add/subtract operations, and quad 8
×
8-bit multiplies with add
operations. In addition to standard multiplies, the C64x .M units include bit-count, rotate, Galois field multiplies,
and bidirectional variable shift hardware.
The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results
available every clock cycle. The arithmetic and logical functions on the C64x CPU include single 32-bit, dual
16-bit, and quad 8-bit operations.
The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory.
The 32-bit instructions destined for the individual functional units are “linked” together by “1” bits in the least
significant bit (LSB) position of the instructions. The instructions that are “chained” together for simultaneous
execution (up to eight in total) compose an execute packet. A “0” in the LSB of an instruction breaks the chain,
effectively placing the instructions that follow it in the next execute packet. A C64x
DSP device enhancement
now allows execute packets to cross fetch-packet boundaries. In the TMS320C62x
/TMS320C67x
DSP
devices, if an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in
the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. In the
C64x
DSP device, the execute boundary restrictions have been removed, thereby, eliminating all of the
NOPs added to pad the fetch packet, and thus, decreasing the overall code size. The number of execute
packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective
functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the
execute packets from the current fetch packet have been dispatched. After decoding, the instructions
simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock
cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes,
half-words, or doublewords. All load and store instructions are byte-, half-word-, word-, or
doubleword-addressable.
For more details on the C64x CPU functional units enhancements, see the following documents:
TMS320C6000 CPU and Instruction Set Reference Guide
(literature number SPRU189)
TMS320C64x Technical Overview
(literature number SPRU395)
TMS320C67x is a trademark of Texas Instruments.
相關PDF資料
PDF描述
TMX320C6413ZTS500 Fixed-Point Digital Signal Processors
TMP320C6413ZTS500 Fixed-Point Digital Signal Processors
TMX320C6413ZTSA400 Fixed-Point Digital Signal Processors
TMP320C6413ZTSA400 Fixed-Point Digital Signal Processors
TMX320C6413GTS400 Fixed-Point Digital Signal Processors
相關代理商/技術參數
參數描述
TMP320C6413ZTS500 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMP320C6413ZTSA400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMP320C6413ZTSA500 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMP320C6414CGLZ300 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMP320C6414CGLZ5E0 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
主站蜘蛛池模板: 清丰县| 凤城市| 五台县| 呼和浩特市| 咸丰县| 封开县| 聂荣县| 德安县| 石家庄市| 新宾| 怀安县| 易门县| 彰武县| 福州市| 寿光市| 徐水县| 手游| 灵寿县| 和田市| 峨眉山市| 三明市| 宝清县| 广饶县| 韶山市| 鄱阳县| 西宁市| 巴里| 广宗县| 淮南市| 南平市| 洛南县| 富民县| 滦平县| 绥宁县| 宜丰县| 县级市| 丰都县| 耒阳市| 新源县| 汉阴县| 靖宇县|