- 您現在的位置：買賣IC網 > PDF目錄382643 > TMS418169P-80 (Texas Instruments, Inc.) 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS PDF資料下載
參數資料
| 型號： | TMS418169P-80 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS |
| 中文描述： | 1048576字由16位擴充數據輸出高速DRAM等 |
| 文件頁數： | 1/67頁 |
| 文件大小： | 1464K |
| 代理商： | TMS418169P-80 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
TMS55160, TMS55161, TMS55170, TMS55171
262144 BY 16-BIT MULTIPORT VIDEO RAMS
SMVS464 – MARCH1996
1
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
Organization:
DRAM: 262144 Words
×
16 Bits
SAM: 256 Words
×
16 Bits
Single 5.0-V Power Supply (
±
10%)
Dual-Port Accessibility – Simultaneous and
Asynchronous Access From the DRAM and
Serial-Address-Memory (SAM) Ports
Write-per-Bit Function for Selective Write to
Each I/O of the DRAM Port
Byte-Write Function for Selective Write to
Lower Byte (DQ0–DQ7) or Upper Byte
(DQ8–DQ15) of the DRAM Port
4-Column or 8-Column Block-Write
Function for Fast Area-Fill Operations
Enhanced Page Mode for Faster Access
With Extended-Data-Output (EDO) Option
for Faster System Cycle Time
CAS-Before-RAS (CBR) and Hidden
Refresh Functions
Long Refresh Period – Every 8 ms
(Maximum)
Full-Register-Transfer Function Transfers
Data from the DRAM to the Serial Register
Split-Register-Transfer Function Transfers
Data from the DRAM to One-Half of the
Serial Register While the Other Half is
Outputing Data to the SAM Port
256 Selectable Serial Register Starting
Points
Programmable Split-Register Stop Point
Up to 55-MHz Uninterrupted Serial-Data
Streams
3-State Serial Outputs for Easy Multiplexing
of Video Data Streams
All Inputs/Outputs and Clocks TTL
Compatible
Compatible With JEDEC Standards
Designed to Work With the Texas
Instruments (TI
) Graphics Family
Fabricated Using TI’s Enhanced
Performance Implanted CMOS (EPIC
)
Process
performance ranges
ACCESS TIME
ROW ENABLE
tRAC
(MAX)
ACCESS TIME
SERIAL DATA
tSCA
(MIN)
DRAM PAGE
CYCLE TIME
tPC
(MIN)
DRAM EDO
CYCLE TIME
tPC
(MIN)
SERIAL
CYCLE TIME
tSCC
(MIN)
OPERATING CURRENT
SERIAL PORT STANDBY
lCC1
(MAX)
–60 Speed
60 ns
15 ns
35 ns
30 ns
18 ns
180 mA
–70 Speed
70 ns
20 ns
40 ns
30 ns
22 ns
165 mA
Table 1. Device Option Table
DEVICE
POWER SUPPLY VOLTAGE
5.0 V
±
0.5 V
5.0 V
±
0.5 V
5.0 V
±
0.5 V
5.0 V
±
0.5 V
BLOCK-WRITE CAPABILITY
PAGE/EDO OPERATION
55160
4-column
Page
55161
4-column
EDO
55170
8-column
Page
55171
8-column
EDO
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
TI and EPIC are trademarks of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
1996, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| TMS4500A-15NL | DRAM Controller |
| TMS4500A-20FN | DRAM Controller |
| TMS4500A-20N | DRAM Controller |
| TMS4500A-20NL | DRAM Controller |
| TMS4500A-25FN | DRAM Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TMS4256 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
| TMS4256-10FM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
| TMS4256-10FME | 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
| TMS4256-10FML | 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
| TMS4256-10FMS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
發布緊急采購，3分鐘左右您將得到回復。