欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): TMX320C6201GLW167
廠(chǎng)商: Texas Instruments, Inc.
元件分類(lèi): 數(shù)字信號(hào)處理
英文描述: FIXED-POINT DIGITAL SIGNAL PROCESSORS
中文描述: 定點(diǎn)數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 74/83頁(yè)
文件大?。?/td> 1176K
代理商: TMX320C6201GLW167
TMS320C6211, TMS320C6211B
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS073K
AUGUST 1998
REVISED MARCH 2004
74
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)
timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1
(see Figure 41)
NO.
150
167
UNIT
MASTER
MIN
26
4
SLAVE
MIN
2
6P
6 + 12P
MAX
MAX
4
5
t
su(DRV-CKXH)
t
h(CKXH-DRV)
Setup time, DR valid before CLKX high
Hold time, DR valid after CLKX high
ns
ns
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
switching characteristics over recommended operating conditions for McBSP as SPI master or
slave: CLKSTP = 10b, CLKXP = 1
(see Figure 41)
NO.
PARAMETER
150
167
UNIT
MASTER
§
MIN
T
9
H
9
9
SLAVE
MIN
MAX
T + 9
H + 9
MAX
1
2
3
t
h(CKXH-FXL)
t
d(FXL-CKXL)
t
d(CKXL-DXV)
Hold time, FSX low after CLKX high
Delay time, FSX low to CLKX low
#
Delay time, CLKX low to DX valid
Disable time, DX high impedance following last data bit from
CLKX high
ns
ns
ns
9
6P + 4
10P + 20
6
t
dis(CKXH-DXHZ)
H
9
H + 9
ns
7
t
dis(FXH-DXHZ)
Disable time, DX high impedance following last data bit from
FSX high
2P + 3
6P + 20
ns
8
t
d(FXL-DXV)
Delay time, FSX low to DX valid
4P + 2
8P + 20
ns
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
§
S =
Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)
=
Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
T =
CLKX period = (1 + CLKGDV) * S
H =
CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
L =
CLKX low pulse width
= (CLKGDV/2) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX
and FSR is inverted before being used internally.
CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP
CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP
#
FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock
(CLKX).
相關(guān)PDF資料
PDF描述
TMP320C6211GDP167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6202GDP167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6202BGDP167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6202BGGP167 Aluminum Electrolytic Radial Lead Low Impedance Capacitor; Capacitance: 470uF; Voltage: 16V; Case Size: 10x12.5 mm; Packaging: Bulk
TMX320C6203BGGP167 Aluminum Electrolytic Radial Lead High Ripple High Reliability Capacitor; Capacitance: 1000uF; Voltage: 10V; Case Size: 10x16 mm; Packaging: Bulk
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320C6201GLZ167 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6201GNY167 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6201GNZ167 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6201PYP167 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6202BGDP167 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
主站蜘蛛池模板: 巴林右旗| 高碑店市| 肥城市| 芜湖市| 策勒县| 榆树市| 泰顺县| 镇江市| 朝阳市| 龙泉市| 彩票| 牟定县| 青海省| 尉氏县| 穆棱市| 辽宁省| 涪陵区| 凌海市| 阿克陶县| 滁州市| 吉木乃县| 浦东新区| 潼关县| 西乌珠穆沁旗| 定兴县| 万载县| 都兰县| 固安县| 台前县| 巴中市| 沙河市| 喀喇| 镶黄旗| 于田县| 鹿邑县| 南溪县| 泸溪县| 永泰县| 宣化县| 彭山县| 南昌市|