欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: TMX320C6201GNZ167
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: FIXED-POINT DIGITAL SIGNAL PROCESSORS
中文描述: 定點(diǎn)數(shù)字信號處理器
文件頁數(shù): 60/83頁
文件大小: 1176K
代理商: TMX320C6201GNZ167
TMS320C6211, TMS320C6211B
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS073K
AUGUST 1998
REVISED MARCH 2004
60
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
RESET TIMING
timing requirements for reset
(see Figure 31)
NO.
150
167
UNIT
MIN
10P
250
2P
2P
MAX
1
t
w(RST)
Width of the RESET pulse (PLL stable)
Width of the RESET pulse (PLL needs to sync up)
§
Setup time, HD boot configuration bits valid before RESET high
Hold time, HD boot configuration bits valid after RESET high
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4 when CLKIN and PLL are stable.
§
This parameter applies to CLKMODE x4 only (it does not apply to CLKMODE x1). The RESET signal is not connected internally to the clock PLL
circuit. The PLL, however, may need up to 250
μ
s to stabilize following device power up or after PLL configuration has been changed. During
that time, RESET must be asserted to ensure proper device operation. See the
clock PLL
section for PLL lock times.
HD[4:3] are the boot configuration pins during device reset.
ns
μ
s
ns
ns
14
15
t
su(HD)
t
h(HD)
switching characteristics over recommended operating conditions during reset
#||
(see Figure 31)
NO.
PARAMETER
150
167
UNIT
MIN
MAX
2
3
4
5
6
7
8
9
10
11
12
13
t
d(RSTL-ECKI)
t
d(RSTH-ECKI)
t
d(RSTL-EMIFZHZ)
t
d(RSTH-EMIFZV)
t
d(RSTL-EMIFHIV)
t
d(RSTH-EMIFHV)
t
d(RSTL-EMIFLIV)
t
d(RSTH-EMIFLV)
t
d(RSTL-HIGHIV)
t
d(RSTH-HIGHV)
t
d(RSTL-ZHZ)
t
d(RSTH-ZV)
Delay time, RESET low to ECLKIN synchronized internally
Delay time, RESET high to ECLKIN synchronized internally
Delay time, RESET low to EMIF Z group high impedance
Delay time, RESET high to EMIF Z group valid
Delay time, RESET low to EMIF high group invalid
Delay time, RESET high to EMIF high group valid
Delay time, RESET low to EMIF low group invalid
Delay time, RESET high to EMIF low group valid
Delay time, RESET low to high group invalid
Delay time, RESET high to high group valid
Delay time, RESET low to Z group high impedance
Delay time, RESET high to Z group valid
2P + 3E
2P + 3E
2P + 3E
3P + 4E
3P + 4E
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
3P + 4E
2P + 3E
3P + 4E
2P + 3E
3P + 4E
2P
4P
2P
2P
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
#
E = ECLKIN period in ns
||
EMIF Z group consists of:
EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE
EMIF high group consists of: HOLDA
EMIF low group consists of:
BUSREQ
High group consists of:
HRDY and HINT
Z group consists of:
HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, TOUT0, and TOUT1.
相關(guān)PDF資料
PDF描述
TMX320C6202GJL167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6204GDP167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6204HK167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6204JC167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6204JL167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320C6201PYP167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6202BGDP167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6202BGFN167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6202BGGP100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6202BGGP167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
主站蜘蛛池模板: 洛阳市| 丹东市| 杭锦旗| 故城县| 华阴市| 福泉市| 长治县| 双江| 雅安市| 灵台县| 隆昌县| 上饶市| 沙雅县| 四川省| 任丘市| 泰兴市| 甘肃省| 丰镇市| 远安县| 镇沅| 外汇| 绥棱县| 灌阳县| 隆德县| 青岛市| 进贤县| 雷州市| 高雄市| 甘肃省| 麟游县| 吴旗县| 古浪县| 于田县| 习水县| 莒南县| 抚州市| 米泉市| 郸城县| 广宗县| 涪陵区| 通辽市|