欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TMX320C6204LS167
廠商: Texas Instruments, Inc.
元件分類: 數字信號處理
英文描述: FIXED-POINT DIGITAL SIGNAL PROCESSORS
中文描述: 定點數字信號處理器
文件頁數: 60/83頁
文件大小: 1176K
代理商: TMX320C6204LS167
TMS320C6211, TMS320C6211B
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS073K
AUGUST 1998
REVISED MARCH 2004
60
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
RESET TIMING
timing requirements for reset
(see Figure 31)
NO.
150
167
UNIT
MIN
10P
250
2P
2P
MAX
1
t
w(RST)
Width of the RESET pulse (PLL stable)
Width of the RESET pulse (PLL needs to sync up)
§
Setup time, HD boot configuration bits valid before RESET high
Hold time, HD boot configuration bits valid after RESET high
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4 when CLKIN and PLL are stable.
§
This parameter applies to CLKMODE x4 only (it does not apply to CLKMODE x1). The RESET signal is not connected internally to the clock PLL
circuit. The PLL, however, may need up to 250
μ
s to stabilize following device power up or after PLL configuration has been changed. During
that time, RESET must be asserted to ensure proper device operation. See the
clock PLL
section for PLL lock times.
HD[4:3] are the boot configuration pins during device reset.
ns
μ
s
ns
ns
14
15
t
su(HD)
t
h(HD)
switching characteristics over recommended operating conditions during reset
#||
(see Figure 31)
NO.
PARAMETER
150
167
UNIT
MIN
MAX
2
3
4
5
6
7
8
9
10
11
12
13
t
d(RSTL-ECKI)
t
d(RSTH-ECKI)
t
d(RSTL-EMIFZHZ)
t
d(RSTH-EMIFZV)
t
d(RSTL-EMIFHIV)
t
d(RSTH-EMIFHV)
t
d(RSTL-EMIFLIV)
t
d(RSTH-EMIFLV)
t
d(RSTL-HIGHIV)
t
d(RSTH-HIGHV)
t
d(RSTL-ZHZ)
t
d(RSTH-ZV)
Delay time, RESET low to ECLKIN synchronized internally
Delay time, RESET high to ECLKIN synchronized internally
Delay time, RESET low to EMIF Z group high impedance
Delay time, RESET high to EMIF Z group valid
Delay time, RESET low to EMIF high group invalid
Delay time, RESET high to EMIF high group valid
Delay time, RESET low to EMIF low group invalid
Delay time, RESET high to EMIF low group valid
Delay time, RESET low to high group invalid
Delay time, RESET high to high group valid
Delay time, RESET low to Z group high impedance
Delay time, RESET high to Z group valid
2P + 3E
2P + 3E
2P + 3E
3P + 4E
3P + 4E
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
3P + 4E
2P + 3E
3P + 4E
2P + 3E
3P + 4E
2P
4P
2P
2P
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
#
E = ECLKIN period in ns
||
EMIF Z group consists of:
EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE
EMIF high group consists of: HOLDA
EMIF low group consists of:
BUSREQ
High group consists of:
HRDY and HINT
Z group consists of:
HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, TOUT0, and TOUT1.
相關PDF資料
PDF描述
TMX320C6211GJC167 TRIMMER, 100R
TMJ320C6211GNZ167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6201GNZ167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6202GJL167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6204GDP167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關代理商/技術參數
參數描述
TMX320C6204LW167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6204LZ167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6204NY167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6204NZ167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6204YP167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
主站蜘蛛池模板: 瓦房店市| 合作市| 论坛| 大足县| 利川市| 石楼县| 资中县| 阿克| 姚安县| 五寨县| 开原市| 景德镇市| 和田市| 岱山县| 扶余县| 宁德市| 炎陵县| 前郭尔| 大同县| 邯郸市| 班玛县| 囊谦县| 申扎县| 和静县| 红原县| 长葛市| 呼伦贝尔市| 昂仁县| 德阳市| 敦煌市| 通州区| 叶城县| 自贡市| 涟源市| 宁远县| 玉龙| 兖州市| 舟山市| 马关县| 铜山县| 曲松县|