欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): TMX320C6211GGP167
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: FIXED-POINT DIGITAL SIGNAL PROCESSORS
中文描述: 定點(diǎn)數(shù)字信號(hào)處理器
文件頁數(shù): 60/83頁
文件大小: 1176K
代理商: TMX320C6211GGP167
TMS320C6211, TMS320C6211B
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS073K
AUGUST 1998
REVISED MARCH 2004
60
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
RESET TIMING
timing requirements for reset
(see Figure 31)
NO.
150
167
UNIT
MIN
10P
250
2P
2P
MAX
1
t
w(RST)
Width of the RESET pulse (PLL stable)
Width of the RESET pulse (PLL needs to sync up)
§
Setup time, HD boot configuration bits valid before RESET high
Hold time, HD boot configuration bits valid after RESET high
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4 when CLKIN and PLL are stable.
§
This parameter applies to CLKMODE x4 only (it does not apply to CLKMODE x1). The RESET signal is not connected internally to the clock PLL
circuit. The PLL, however, may need up to 250
μ
s to stabilize following device power up or after PLL configuration has been changed. During
that time, RESET must be asserted to ensure proper device operation. See the
clock PLL
section for PLL lock times.
HD[4:3] are the boot configuration pins during device reset.
ns
μ
s
ns
ns
14
15
t
su(HD)
t
h(HD)
switching characteristics over recommended operating conditions during reset
#||
(see Figure 31)
NO.
PARAMETER
150
167
UNIT
MIN
MAX
2
3
4
5
6
7
8
9
10
11
12
13
t
d(RSTL-ECKI)
t
d(RSTH-ECKI)
t
d(RSTL-EMIFZHZ)
t
d(RSTH-EMIFZV)
t
d(RSTL-EMIFHIV)
t
d(RSTH-EMIFHV)
t
d(RSTL-EMIFLIV)
t
d(RSTH-EMIFLV)
t
d(RSTL-HIGHIV)
t
d(RSTH-HIGHV)
t
d(RSTL-ZHZ)
t
d(RSTH-ZV)
Delay time, RESET low to ECLKIN synchronized internally
Delay time, RESET high to ECLKIN synchronized internally
Delay time, RESET low to EMIF Z group high impedance
Delay time, RESET high to EMIF Z group valid
Delay time, RESET low to EMIF high group invalid
Delay time, RESET high to EMIF high group valid
Delay time, RESET low to EMIF low group invalid
Delay time, RESET high to EMIF low group valid
Delay time, RESET low to high group invalid
Delay time, RESET high to high group valid
Delay time, RESET low to Z group high impedance
Delay time, RESET high to Z group valid
2P + 3E
2P + 3E
2P + 3E
3P + 4E
3P + 4E
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
3P + 4E
2P + 3E
3P + 4E
2P + 3E
3P + 4E
2P
4P
2P
2P
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
#
E = ECLKIN period in ns
||
EMIF Z group consists of:
EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE
EMIF high group consists of: HOLDA
EMIF low group consists of:
BUSREQ
High group consists of:
HRDY and HINT
Z group consists of:
HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, TOUT0, and TOUT1.
相關(guān)PDF資料
PDF描述
TMP320C6211GGP167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMJ320C6211GGP167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6201GGP167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMP320C6211GJC167 TRIMMER, 1K
TMJ320C6211GJC167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320C6211GHK100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6211GHK167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6211GJC100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6211GJC167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6211GJL100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
主站蜘蛛池模板: 承德市| 德昌县| 银川市| 鱼台县| 武穴市| 苍溪县| 峨山| 温泉县| 延边| 耒阳市| 苍梧县| 扎鲁特旗| 密云县| 黑水县| 绥滨县| 邻水| 本溪市| 德保县| 清水县| 阿城市| 大新县| 民勤县| 奎屯市| 牡丹江市| 双桥区| 波密县| 桓仁| 隆林| 辛集市| 伊春市| 大兴区| 贡山| 清涧县| 康定县| 雷州市| 永定县| 新闻| 奇台县| 东山县| 志丹县| 淮滨县|