- 您現在的位置：買賣IC網 > PDF目錄98281 > TPS51200DRCTG4 (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PDSO10 PDF資料下載
參數資料
| 型號： | TPS51200DRCTG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 模擬信號調理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PDSO10 |
| 封裝： | GREEN, PLASTIC, VSON-10 |
| 文件頁數： | 4/35頁 |
| 文件大?。?/td> | 1131K |
| 代理商： | TPS51200DRCTG4 |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
www.ti.com
UGBW
OUT
Gm
F
2
C
=
p
(1)
SLUS812 – FEBRUARY 2008
Because VTT accuracy has a direct impact on the memory signal integrity, it is imperative to understand the
tolerance requirement on VTT. Based on JEDEC VTT specifications for DDR and DDR2 (JEDEC standard: DDR
JESD8-9B May 2002; DDR2 JESD8-15A Sept 2003).
VTTREF – 40 mV < VTT < VTTREF + 40 mV, for both dc and ac conditions
The specification itself indicates that VTT must keep track of VTTREF for proper signal conditioning.
The TPS51200 ensures the regulator output voltage to be:
VTTREF –25 mV < VTT < VTTREF + 25mV, for both DC and AC conditions and –2 A < IVTT < 2 A
The regulator output voltage is measured at the regulator side, not the load side. The tolerance is applicable to
DDR, DDR2, DDR3 and Low Power DDR3/DDR4 applications (see Table 1 for detailed information). To meet the
stability requirement, a minimum output capacitance of 20
F is needed. Considering the actual tolerance on the
MLCC capacitors, three 10-
F ceramic capacitors are sufficient to meet the above requirement.
Table 1. DDR, DDR2, DDR3 and LP DDR3 Termination Technology and Their Differences
Low Power
DDR
DDR2
DR3
DDR3
FSB Data Rates
200, 266, 333 and 400 MHz 400, 533, 677 and 800 MHz
800, 1066, 1330 and 1600 MHz
Same as DDR3
On-die termination for data group.
Motherboard termination to
Termination
VTT termination for address,
Same as DDR3
VTT for all signals
command and control signals
Not as demanding
Same as DDR3
Only 34 signals (address,
Max source/sink transient
command, control) tied to
Termination
currents of up to 2.6A to
VTT
Current Demand
2.9A
ODT handles data signals
Less than 1A of burst current
2.5V Core and I/O 1.25V
1.2V Core and
Voltage Level
1.8V Core and I/O 0.9V VTT
1.5V Core and I/O 0.75V VTT
VTT
I/O 0.6V VTT
The TPS51200 is designed as a Gm driven LDO. The voltage droop between the reference input and the output
regulator is determined by the transconductance and output current of the device. The typical Gm is 250 S at 2 A
and changes with respect to the load in order to conserve the quiescent current (that is, the Gm is very low at no
load condition). The Gm LDO regulator is a single pole system. Its unity gain bandwidth for the voltage loop is
only determined by the output capacitance, as a result of the bandwidth nature of the Gm (see Equation 1) .
where
F
UGBW is the unity gain bandwidth
Gm is transconductance
C
OUT is the output capacitance
There are two limitations to this type of regulator when it comes to the output bulk capacitor requirement. In order
to maintain stablility, the zero location contributed by the ESR of the output capacitors should be greater than the
-3-dB point of the current loop. This constraint means that higher ESR capacitors should not be used in the
design. In addition, the impedance characteristics of the ceramic capacitor should be well understood in order to
prevent the gain peaking effect around the Gm –3-dB point because of the large ESL, the output capacitor and
parasitic inductance of the VO trace.
12
Copyright 2008, Texas Instruments Incorporated
Product Folder Link(s): TPS51200
相關PDF資料 |
PDF描述 |
|---|---|
| TPS51206DSQT | SWITCHING REGULATOR, PDSO10 |
| TPS5120QDBTRQ1 | 1.5 A DUAL SWITCHING CONTROLLER, 500 kHz SWITCHING FREQ-MAX, PDSO30 |
| TPS51211DSCT | SWITCHING CONTROLLER, 314 kHz SWITCHING FREQ-MAX, PDSO10 |
| TPS51211DSCR | SWITCHING CONTROLLER, 314 kHz SWITCHING FREQ-MAX, PDSO10 |
| TPS51220ARTVR | DUAL SWITCHING CONTROLLER, 333 kHz SWITCHING FREQ-MAX, PQCC32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TPS51200EVM | 功能描述:電源管理IC開發工具 TPS51200 Sink Source DDR Term Reg RoHS:否 制造商:Maxim Integrated 產品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| TPS51200MDRCTEP | 功能描述:- Converter, DDR Voltage Regulator IC 1 Output 10-VSON (3x3) 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態:新產品 應用:轉換器，DDR 電壓 - 輸入:2.38 V ~ 3.5 V 輸出數:1 電壓 - 輸出:- 工作溫度:-55°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:10-VFDFN 裸露焊盤 供應商器件封裝:10-VSON（3x3） 標準包裝:1 |
| TPS51200-Q1 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SINK/SOURCE DDR TERMINATION REGULATOR |
| TPS51200QDRCRQ1 | 功能描述:低壓差穩壓器 - LDO AC Sink/Source DDR RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調節:0.3 % 輸出端數量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| TPS51200QDRCRQ1 | 制造商:Texas Instruments 功能描述:IC DDR TERMINATION 3A SON-10 制造商:Texas Instruments 功能描述:IC, DDR TERMINATION, 3A, SON-10 |
發布緊急采購，3分鐘左右您將得到回復。