- 您現在的位置：買賣IC網 > PDF目錄98283 > TPS56100PWPRG4 (TEXAS INSTRUMENTS INC) 1.4 A SWITCHING CONTROLLER, 500 kHz SWITCHING FREQ-MAX, PDSO28 PDF資料下載
參數資料
| 型號： | TPS56100PWPRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 穩壓器 |
| 英文描述： | 1.4 A SWITCHING CONTROLLER, 500 kHz SWITCHING FREQ-MAX, PDSO28 |
| 封裝： | GREEN, PLASTIC, HTSSOP-28 |
| 文件頁數： | 25/30頁 |
| 文件大小： | 595K |
| 代理商： | TPS56100PWPRG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁
TPS56100
HIGHEFFICIENCY DSP POWER SUPPLY CONTROLLER
FOR 5V INPUT SYSTEMS
SLVS201A JUNE 1999 REVISED JULY 1999
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
ANAGND
7
I
Analog ground
BIAS
9
I
Analog BIAS pin. This terminal must be connected to 5-V supply voltage. A 1-
F ceramic capacitor should be
connected from BIAS to ANAGND.
BOOT
16
I
Bootstrap. Connect a 1-
F low-ESR capacitor from BOOT to BOOTLO.
BOOTLO
18
I
Bootstrap low. Connect BOOTLO to the junction of the high-side and low-side FETs for floating drive
configuration. Connect BOOTLO to PGND for ground reference drive configuration.
DRV
14
I
Drive bias for the FET drivers. This terminal must be connected to 5-V supply voltage. A 1-
F ceramic capacitor
should be connected from DRV to DRVGND.
DRVGND
12
I
Drive ground. Ground for FET drivers. Connect to FET PWRGND.
HIGHDR
17
O
High drive. Output drive to high-side power switching FETs
HISENSE
19
I
High current sense. For current sensing across high-side FETs, connect to the drain of the high-side FETs; for
optional resistor sensing scheme, connect to power supply side of current-sense resistor placed in series with
high-side FET drain.
INHIBIT
22
I
Disables the drive signals to the MOSFET drivers.
IOUT
1
O
Current out. Output voltage on this pin is proportional to the load current as measured across the Rds(on) of the
high-side FETs. The voltage on this pin equals 2
×Rds(on)×IOUT. In applications where very accurate current
sensing is required, a sense resistor should be connected between the input supply and the drain of the high-side
FETs.
IOUTLO
21
O
Current sense low output. This is the voltage on the LOSENSE pin when the high-side FETs are on. A ceramic
capacitor should be connected from IOUTLO to HISENSE to hold the sensed voltage while the high-side FETs
are off. Capacitance range should be between 0.033
F and 0.1 F.
LODRV
10
I
Low drive enable. Normally tied to 5 V. To activate the low-side FETs as a crowbar, pull LODRV low.
LOHIB
11
I
Low side inhibit. Connect to the junction of the high and low side FETs to control the anti-cross-conduction and
eliminate shoot-through current. Disabled when configured in crowbar mode.
LOSENSE
20
I
Low current sense. For current sensing across high-side FETs, connect to the source of the high-side FETs; for
optional resistor sensing scheme, connect to high-side FET drain side of current-sense resistor placed in series
with high-side FET drain.
LOWDR
13
O
Low drive. Output drive to synchronous rectifier FETs
NC
2
Not connected
OCP
3
I
Over current protection. Current limit trip point is set with a resistor divider between IOUT and ANAGND.
PWRGD
28
O
Power good. Power Good signal goes high when output voltage is within 7% of voltage set by VID pins.
Open-drain output.
SLOWST
8
O
Slow Start (soft start). A capacitor from SLOWST to ANAGND sets the slowstart time.
Slowstart current = IVREFB/5
VCC
15
I
5-V supply. A 1-
F ceramic capacitor should be connected from VCC to DRVGND.
VHYST
4
I
HYSTERESIS set pin. The hysteresis is set with a resistor divider from VREFB to ANAGND.
The hysteresis window = 2
× (VREFB – VHYST)
VP0
27
I
Voltage programming input 0
VP1
26
I
Voltage programming input 1
VP2
25
I
Voltage programming input 2
VP3
24
I
Voltage programming input 3
VP4
23
I
Voltage programming input 4. Digital inputs that set the output voltage of the converter. The code pattern for
setting the output voltage is located in Table 1. Internally pulled up to 5 V.
VREFB
5
O
Buffered reference voltage from VP network
VSENSE
6
I
Voltage sense Input. To be connected to converter output voltage bus to sense and control output voltage. It is
recommended that an RC low pass filter be connected at this pin to filter noise.
相關PDF資料 |
PDF描述 |
|---|---|
| TPS56121DQPT | SWITCHING CONTROLLER, 1100 kHz SWITCHING FREQ-MAX, PDSO22 |
| TPS5615CPWP | SWITCHING CONTROLLER, PDSO28 |
| TPS5625CPWPR | SWITCHING CONTROLLER, PDSO28 |
| TPS56221DQPR | SWITCHING CONTROLLER, PDSO22 |
| TPS57040QDGQRQ1 | SWITCHING REGULATOR, 2500 kHz SWITCHING FREQ-MAX, PDSO10 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TPS561201DDCR | 功能描述:AUGUSTA NEXT 1A 制造商:texas instruments 系列:* 零件狀態:在售 標準包裝:1 |
| TPS561201DDCT | 功能描述:4.5V TO 17V INPUT, 1A SYNCHRONOU 制造商:texas instruments 系列:SWIFT?? 包裝:剪切帶（CT） 零件狀態:在售 功能:降壓 輸出配置:正 拓撲:降壓 輸出類型:可調式 輸出數:1 電壓 - 輸入（最小值）:4.5V 電壓 - 輸入（最大值）:17V 電壓 - 輸出（最小值/固定）:0.76V 電壓 - 輸出（最大值）:7V 電流 - 輸出:1A 頻率 - 開關:580kHz 同步整流器:是 工作溫度:-40°C ~ 85°C（TA） 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細型，TSOT-23-6 供應商器件封裝:SOT-23-6 標準包裝:1 |
| TPS561201EVM-896 | 功能描述:EVAIL MOD 制造商:texas instruments 系列:* 零件狀態:在售 標準包裝:1 |
| TPS561208DDCR | 功能描述:AUGUSTANEXT 1A 制造商:texas instruments 系列:* 零件狀態:在售 標準包裝:1 |
| TPS561208DDCT | 功能描述:4.5V TO 17V INPUT, 2A OUTPUT, SY 制造商:texas instruments 系列:SWIFT?? 包裝:剪切帶（CT） 零件狀態:在售 功能:降壓 輸出配置:正 拓撲:降壓 輸出類型:可調式 輸出數:1 電壓 - 輸入（最小值）:4.5V 電壓 - 輸入（最大值）:17V 電壓 - 輸出（最小值/固定）:0.76V 電壓 - 輸出（最大值）:7V 電流 - 輸出:1A 頻率 - 開關:580kHz 同步整流器:是 工作溫度:-40°C ~ 85°C（TA） 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細型，TSOT-23-6 供應商器件封裝:SOT-23-6 標準包裝:1 |
發布緊急采購，3分鐘左右您將得到回復。