- 您現在的位置：買賣IC網 > PDF目錄98285 > TPS65011RGZT (TEXAS INSTRUMENTS INC) 2-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC48 PDF資料下載
參數資料
| 型號： | TPS65011RGZT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 電源管理 |
| 英文描述： | 2-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC48 |
| 封裝： | 7 X 7 MM, PLASTIC, QFN-48 |
| 文件頁數： | 21/57頁 |
| 文件大?。?/td> | 1414K |
| 代理商： | TPS65011RGZT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
www.ti.com
TPS65011 Power States Description
TPS65011
SLVS501A – FEBRUARY 2004 – REVISED JANUARY 2005
State 1: No Power
No batteries are connected to the TPS65011. When main power is applied, the bandgap reference, LDOs, and
UVLO comparator start up. The RESPWRON, PWRFAIL, INT and MPU_RESET signals are held low. When
BATT_COVER goes high (de-bounced internally by the TPS65011), indicating that the battery cover has been
put in place and if VCC > UVLO, the power supplies are ramped in the sequence defined by PS_SEQ.
RESPWRON, PWRFAIL, INT and MPU_RESET are released when the RESPWRON timer has timed out after
tn(RESPWRON) sec. If VCC remains valid and no OVERTEMP condition occurs, then the TPS65011 arrives in State
2: ON. If VCC < UVLO, the TPS65011 keeps the bandgap reference and UVLO comparator active such that
when VCC>UVLO (during battery charge) the supplies are automatically activated.
State 2: ON
In this state, TPS65011 is fired up and ready to go. The switching converters can have their output voltages
programmed. The LDOs can be disabled or programmed. TPS65011 can exit this state either due to an
overtemperature condition, by an undervoltage condition at VCC, by BATT_COVER going low, or by the
processor programming low power mode. State 2 is left temporarily if the user activates the HOT_RESET pin.
State 3: Low Power Mode
This state is entered via the processor setting the ENABLE_LP bit in the serial interface and then raising the
LOW_PWR pin. The TPS65011 actually uses the rising edge of the internal signal formed by a logical AND of
the LOW_PWR and ENABLE LP signals to enter low power mode. The VMAIN switching converter remains
active, but the VCORE converter may be disabled in low power mode via the serial interface by setting the
LP_COREOFF bit in the VDCDC2 register. If left enabled, the VCORE voltage is set to the value predefined by
the CORELP0/1 bits in the VDCDC2 register. The LDO1OFF/nSLP and LDO2OFF/nSLP bits in the VREGS1
register determine whether the LDOs are turned off or put in a reduced power mode (transient speed-up circuitry
disabled in order to minimize quiescent current) in low power mode. All TPS65011 features remain addressable
via the serial interface. TPS65011 can exit this state either due to an undervoltage condition at VCC, due to
BATT_COVER going low, due to an OVERTEMP condition, by the processor deasserting the LOW_POWER pin,
or by the user activating the HOT_RESET pin or the PB_ONOFF pin.
State 4: Shutdown
There are two scenarios for entering this state. The first is from State 1: No Power. As soon as main battery
power is applied, the device automatically enters the WAIT mode.
The second scenario occurs when the device is in ON mode and the processor initiates a shutdown by resetting
the ENABLE SUPPLY bit in the VDCDC1 register (ENABLE_LP must be high), and then raising the LOW_PWR
pin. When this happens, the power rails are ramped down in the predefined sequence, and all circuitry is then
disabled. In this state, the TPS65011 waits for the PB_ONOFF or HOT_RESET pin to be activated before
enabling any of the supply rails. When the PB_ONOFF or HOT_RESET pin is activated, the TPS65011 powers
up the supplies according to the same constraints as at the initial application of power. Complete shutdown is
only achieved by setting the LDO1OFF/nSLP and LDO2OFF/nSLP bits high in the VREGS1 register before
activating the shutdown.
In this case, the I
2C interface is deactivated and the registers are reset to their default value after leaving the
WAIT mode.
To enter the WAIT mode when USB or AC is present, the AUA bit (CHCONFIG<7>) must be set. The WAIT
mode is automatically left if Bit 7 in register CHCONFIG is set to 0 (default), and a voltage is present at either the
AC pin or the USB pin in the appropriate range for charging, and the voltage at VCC is above the UVLO
threshold. This feature allows the converters to start up automatically if the device is plugged in for charging.
If all supplies are turned off in WAIT mode, the internal bandgap is switched off, and the internal registers are
reset to their default state when the device returns to ON mode.
Table 2 shows possible configurations in LOW POWER mode and WAIT mode.
28
相關PDF資料 |
PDF描述 |
|---|---|
| TPS65023QRHARQ1 | POWER SUPPLY SUPPORT CKT, PQCC40 |
| TPS65040ZQER | 8-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA71 |
| TPS650531IRGERQ1 | POWER SUPPLY SUPPORT CKT, PQCC24 |
| TPS650532RGET | 5-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC24 |
| TPS650531RGER | 5-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC24 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TPS65012RGZR | 功能描述:電池管理 Multi-Channel 1-cell Li-Ion RoHS:否 制造商:Texas Instruments 電池類型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel |
| TPS65012RGZRG4 | 功能描述:電池管理 Multi-Channel 1-cell Li-Ion RoHS:否 制造商:Texas Instruments 電池類型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel |
| TPS65012RGZT | 功能描述:電池管理 Multi-Channel 1-cell Li-Ion RoHS:否 制造商:Texas Instruments 電池類型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel |
| TPS65012RGZTG4 | 功能描述:電池管理 Multi-Channel 1-cell Li-Ion RoHS:否 制造商:Texas Instruments 電池類型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel |
| TPS65013RGZR | 功能描述:電池管理 Multi-Channel 1-cell Li-Ion RoHS:否 制造商:Texas Instruments 電池類型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。