欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TPS65920BZCHR
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PBGA139
封裝: 10 X 10 MM, 0.65 MM PITCH, GREEN, PLASTIC, NFBGA-139
文件頁數: 4/115頁
文件大小: 1232K
代理商: TPS65920BZCHR
SWCS037G
– MAY 2008 – REVISED APRIL 2011
The timing requirements listed in Table 12-7 are valid on the following conditions of input slew and output
load:
Rise and fall time range of inputs (SYNC, DIN) is tR/tF = 1.0 ns/6.5 ns
Capacitance load range of outputs (CLK, SYNC, DOUT) is CLoad = 1 pF/30 pF
Table 12-7. TDM Interface Master Mode
—Timing Requirements
Notation
Parameter
Min
Max
Unit
T3
tsu(DIN-CLKH)
Setup time, TDM.DIN valid to TDM.CLK
25
ns
high
T4
th(DIN-CLKH)
Hold time, TDM.DIN valid from TDM.CLK
0
ns
high
Table 12-8 lists the switching characteristics of the TDM interface master mode.
Table 12-8. TDM Interface Master Mode
—Switching Characteristics
Notation
Parameter
Min
Max
Unit
T0
tc(CLK)
Cycle time, TDM.CLK (1)
1/64 * Fs
ns
T1
tw(CLK)
Pulse duration, TDM.CLK high or low(2)
0.45*P
0.55*P
ns
Delay time, TDM.CLK rising edge to TDM.SYNC
–10
10
ns
T2
td(CLKL-SYNC)
transition
Delay time, TDM.CLK rising edge to TDM.DOUT
–10
12
ns
T5
td(CLKL-DOUT)
transition
(1)
Fs = 8 to 48 kHz; 96 kHz for RX path only
(2)
P = TDM.CLK period
12.5 JTAG Interfaces
The TPS65920/TPS65930 device JTAG TAP controller handles standard IEEE JTAG interfaces. This
section describes the timing requirements for the tools used to test TPS65920/TPS65930 device power
management.
The JTAG/TAP module provides a JTAG interface according to IEEE Std1149.1a. This interface uses the
four I/O pins TMS, TCK, TDI, and TDO. The TMS, TCK, and TDI inputs contain a pullup device, which
makes their state high when they are not driven. The output TDO is a 3-state output, which is high
impedance except when data are shifted between TDI and TDO.
TCK is the test clock signal.
TMS is the test mode select signal.
TDI is the scan path input.
TDO is the scan path output.
TMS and TDO are multiplexed at the top level with the GPIO0 and GPIO1 pins. The dedicated external
TEST pin switches from functional mode (GPIO0/GPIO1) to JTAG mode (TMS/TDO). The JTAG
operations are controlled by a state-machine that follows the IEEE Std1149.1a state diagram. This
state-machine is reset by the TPS65920/TPS65930 internal power-on reset (POR). A test mode is
selected by writing a 6-bit word (instruction) into the instruction register and then accessing the related
data register.
Table 12-9 and Table 12-10 assume testing over the recommended operating conditions (see
Copyright
2008–2011, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics
101
focus.ti.com: TPS65930/TPS65920
相關PDF資料
PDF描述
TPS65920BZCH SPECIALTY CONSUMER CIRCUIT, PBGA139
TPS65930A2ZCHR SPECIALTY CONSUMER CIRCUIT, PBGA139
TPS65930A2ZCH SPECIALTY CONSUMER CIRCUIT, PBGA139
TPS65930BZCHR SPECIALTY CONSUMER CIRCUIT, PBGA139
TPS65930BZCH SPECIALTY CONSUMER CIRCUIT, PBGA139
相關代理商/技術參數
參數描述
TPS65921B1ZQZ 功能描述:PMIC 解決方案 Integrated Power Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS65921B1ZQZR 功能描述:PMIC 解決方案 Integrated Power Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS65921BZQZ 功能描述:PMIC 解決方案 Int Power Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS65921BZQZR 功能描述:PMIC 解決方案 Int Power Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS65930A2ZCH 功能描述:PMIC 解決方案 Int Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
主站蜘蛛池模板: 理塘县| 泸定县| 高平市| 南木林县| 时尚| 静海县| 隆德县| 鄂托克旗| 吉木乃县| 光泽县| 鄂托克前旗| 保德县| 西吉县| 长兴县| 志丹县| 如皋市| 昭平县| 柳林县| 宁化县| 炉霍县| 民勤县| 斗六市| 拜泉县| 桦川县| 云霄县| 长治县| 青冈县| 如皋市| 河北省| 银川市| 武胜县| 丘北县| 察雅县| 夹江县| 汝城县| 乌拉特前旗| 吐鲁番市| 新乡市| 偏关县| 合水县| 汤原县|