- 您現在的位置：買賣IC網 > PDF目錄98286 > TPU3050PO (MICRONAS SEMICONDUCTOR HOLDING AG) TELETEXT DECODER, PDIP52 PDF資料下載
參數資料
| 型號： | TPU3050PO |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 元件分類： | 圖文 |
| 英文描述： | TELETEXT DECODER, PDIP52 |
| 封裝： | SHRINK, PLASTIC, DIP-52 |
| 文件頁數： | 36/72頁 |
| 文件大小： | 576K |
| 代理商： | TPU3050PO |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
TPU 3035, TPU 3040, TPU 3050
PRELIMINARY DATA SHEET
MICRONAS INTERMETALL
41
Note:
If not otherwise designated, all parameters in the following table are specified as single bytes. As write parame-
ter magazine numbers 8 and 0 have the same meaning, as read parameter the magazine number is a true 4-bit
number (e.g. magazine 8 = 00001000). For write parameters the values in parentheses indicate default values
after reset (in hex notation). For compatibility reasons every undefined bit in a write parameter should be set to
‘0’. Undefined bits in a read parameter should be treated as “don’t care”.
Table 4–20: Command Codes
Code
Function
Write Parameter
Read Parameter
Notes
Operational & Test Commands
00
Dummy
no action
01
Reset
software reset of 65C02
02
Escape
escape to other codes
03
Version
CPU pointer high
CPU pointer low
show version in OSD layer
CPU pointer to text in ROM
04
Test
reserved for testing
05
Test
reserved for testing
06
DRAM Mode
dram mode
(06)
flash inc
(05)
control enable
(FF)
dram mode = I/O page register 028EH
flash freq = flash inc / (256 * 0.00324)
control enable:
bit0 = C4 erase page
bit1 = C5 news flash
bit2 = C6 subtitle
bit3 = C7 suppress header
bit4 = C8 update indicator
bit5 = C9 interrupted sequence
bit6 = C10 inhibit display
bit7 = C11 magazine parallel
07
Acquisition Mode
acquisition mode
(00)
init subcode high
(FF)
init subcode low
(FF)
gain max
(1F)
filter max
(1F)
gain
filter
acquisition mode:
bit0 = no slicer adaption
bit1 = no bit error in framing code
bit2 = limit slicer adaption
init subcode:
automatic subcode request after
page table reset
gain max:
only used if bit2 = 1
filter max:
only used if bit2 = 1
Memory Management Commands
14
Read DRAM Size
dram size high
dram size low
dram mode
dram size:
0080H = 256Kbit
(slow mode)
0200H = 1Mbit
(fast mode)
0800H = 4Mbit
(fast mode)
2000H = 16Mbit
(fast mode)
dram mode:
(only in TPU 3050)
see I/O page register 028EH
25
Page Memory
dram bank
(00)
dram high
(40)
start of page memory
execute page table reset
27
Page Table Reset
reset page table
reset ghost row status
reset data service status
reset cycle count
reset memory count
reset ghost count
reset priorities
clear rolling header
clear VPS data
clear WSS data
42
Reset Ghost Row Status
ghost row status:
bit0 = row 24 in cycle
bit1 = row 25 in cycle
bit2 = row 26 in cycle
bit3 = row 27 in cycle
bit4 = row 28 in cycle
bit5 = row 29 in cycle
bit6 = row 30 in cycle
bit7 = row 31 in cycle
相關PDF資料 |
PDF描述 |
|---|---|
| TQ6122-D | PARALLEL, 8 BITS INPUT LOADING, 0.002 us SETTLING TIME, 8-BIT DAC, UUC60 |
| TQ6122-M | PARALLEL, 8 BITS INPUT LOADING, 0.002 us SETTLING TIME, 8-BIT DAC, CQFP44 |
| TRC1300N | RF, REMOTE CONTROL SUPPORT CIRCUIT, PDIP16 |
| TRC1300DR | RF, REMOTE CONTROL SUPPORT CIRCUIT, PDSO14 |
| TRC1300D | RF, REMOTE CONTROL SUPPORT CIRCUIT, PDSO14 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TPU306 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | JFET | P-CHANNEL | 5MA I(DSS) | TO-226AA |
| TPU308 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | JFET | N-CHANNEL | 12MA I(DSS) | TO-226AA |
| TPU309 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | JFET | N-CHANNEL | 12MA I(DSS) | TO-226AA |
| TPU31 | 制造商:TOKEN 制造商全稱:Token Electronics Industry Co., Ltd. 功能描述:TPUA SMT Power Inductors |
| TPU310 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | JFET | N-CHANNEL | 24MA I(DSS) | TO-226AA |
發布緊急采購，3分鐘左右您將得到回復。