- 您現在的位置：買賣IC網 > PDF目錄382684 > TQ8224 Industrial Control IC PDF資料下載
參數資料
| 型號： | TQ8224 |
| 英文描述： | Industrial Control IC |
| 中文描述： | 工業控制IC |
| 文件頁數： | 5/22頁 |
| 文件大小： | 210K |
| 代理商： | TQ8224 |
TQ8223
PRELIMINARY DATA SHEET
5
S
P
T
P
Internal Clock VCO and External PLL
See
Figure 9
for a reference diagram of operation with
the internal clock and external PLL. PHREF and DCREF
must be connected to an external integrator. The output
of the integrator is then connected to VTUNE,
completing the PLL.
Output Clocks
The TQ8223 provides an internal Clock Divider which
frequency divides the active 2.48832 GHz
clock
(internal or external source as selected by CLKSEL).
The output of the Clock Divider supplies the internal
clock signals necessary for the re-timing function and
demultiplexing function. Clock Divider block also
outputs
four external clocks: a differential 311.04 MHz
PECL clock at
CK311 and NCK311,
a 155.52MHz PECL
clock at CK155, a
77.76 MHz TTL clock at CK78T,
and a
38.88 MHz PECL clock at CK39. Note that the clock
frequencies given above are dependant upon using the
part at 2.48832 GHz.
Data Demultiplexer and Parity Generator
The TQ8223 can be configured to run in one of two
modes. The demultiplexing modes are set by fixing the
MODE1 and MODE0 package pins according to the
following table.
MODE1
VEE
VEE
MODE0
N.C.
VEE
Demultiplexing Mode
1:32
ALL 1’s OUTPUTS
For all modes the first high speed input bit in time
appears on RQ11, which is the most significant bit.
Subsequent input data is output sequentially to RQ12-
RQ48. Byte #1, RQ11-RQ18, is the most significant
byte. Odd or even parity selection is programmable by
PARSEL. If PARSEL is left open
(N.C.) the parity is
even. If PARSEL is tied to VEE the parity is odd.
In a 1:32 demultiplexing application, the TQ8223
regenerates the serial 2.48832 Gb/s data stream and
re-times it with the negative edge of the active 2.48832
GHz clock. The re-timed serial data stream is then 1:32
demultiplexed by the DEMUX block into an 32-bit wide
77.76 MHz data bus at RQ11-RQ48. A parity bit is
generated for each byte, and transmitted in parallel to
the data at RQPAR(1:4). The 32-bit wide data plus four
parity bits are then clocked out on the falling edge of
the internally generated 77.76 MHz clock. See Figure 6.
相關PDF資料 |
PDF描述 |
|---|---|
| TQ8318 | Telecommunication IC |
| TQ8501P | Logic IC |
| TQ8710 | Buffer/Driver |
| TQ9113 | Single Radio Communication IF Amplifier |
| TQ9114N | Single Radio Communication IF Amplifier |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TQ8710 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.5GHz/2.7 Gb/s 1:10 50Ohm Driver/Buffer |
| TQ9113 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Radio Communication IF Amplifier |
| TQ9114N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Radio Communication IF Amplifier |
| TQ9121 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microwave/Millimeter Wave Amplifier |
| TQ9122N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microwave/Millimeter Wave Amplifier |
發布緊急采購，3分鐘左右您將得到回復。