- 您現在的位置：買賣IC網 > PDF目錄365955 > TS80C186EC13 MICROPROCESSOR|16-BIT|CMOS|QFP|100PIN|PLASTIC PDF資料下載
參數資料
| 型號： | TS80C186EC13 |
| 英文描述： | MICROPROCESSOR|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| 中文描述： | 微處理器| 16位|的CMOS | QFP封裝| 100引腳|塑料 |
| 文件頁數： | 13/57頁 |
| 文件大小： | 585K |
| 代理商： | TS80C186EC13 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
80C186EC/188EC, 80L186EC/188EC
Table 2. Pin Descriptions
(Continued)
Pin Name
Pin
Type
Input
Type
Output
States
Pin Description
PEREQ
I
A(L)
D
Processor Extension REQuest
signals that a data
transfer between an 80C187 Numerics Processor
Extension and Memory is pending. Systems not using an
80C187 must tie this pin to V
SS
. This signal does not exist
on the 80C188EC/80L188EC.
UCS
O
D
H(1)
R(1)
I(1)
P(1)
Upper Chip Select
will go active whenever the address of
a memory or I/O bus cycle is within the address range
programmed by the user. After reset, UCS is configured to
be active for memory accesses between 0FFC00H and
0FFFFFH.
LCS
O
D
H(1)
R(1)
I(1)
P(1)
Lower Chip Select
will go active whenever the address of
a memory or I/O bus cycle is within the address range
programmed by the user. LCS is inactive after a reset.
P1.0/GCS0
P1.1/GCS1
P1.2/GCS2
P1.3/GCS3
P1.4/GCS4
P1.5/GCS5
P1.6/GCS6
P1.7/GCS7
O
D
H(X)/H(1)
R(1)
I(X)/I(1)
P(X)/P(1)
These pins provide a multiplexed function. If enabled,
each pin can provide a
General purpose Chip Select
output which will go active whenever the address of a
memory or I/O bus cycle is within the address limitations
programmed by the user. When not programmed as a
Chip-Select, each pin may be used as a general purpose
output port.
T0OUT
T1OUT
O
D
H(Q)
R(1)
I(Q)
P(X)
Timer OUTput
pins can be programmed to provide single
clock or continuous waveform generation, depending on
the timer mode selected.
T0IN
T1IN
I
A(L)
A(E)
D
Timer INput
is used either as clock or control signals,
depending on the timer mode selected. This pin may be
either level or edge sensitive depending on the
programming mode.
INT7:0
I
A(L)
A(E)
D
Maskable INTerrupt
input will cause a vector to a specific
Type interrupt routine. The INT6:0 pins can be used as
cascade inputs from slave 8259A devices. The INT pins
can be configured as level or edge sensitive.
INTA
O
D
H(1)
R(1)
I(1)
P(1)
INTerrupt Acknowledge
output is a handshaking signal
used by external 82C59A Programmable Interrupt
Controllers.
P3.5
P3.4
I/O
A(L)
H(X)
R(Z)
I(X)
H(X)
Bidirectional, open-drain port pins.
P3.3/DMAI1
P3.2/DMAI0
O
D
H(X)
R(0)
I(Q)
P(X)
DMA Interrupt
output goes active to indicate that the
channel has completed a transfer. DMAI1 and DMAI0 are
multiplexed with output only port functions.
NOTE:
Pin names in parentheses apply to the 80C188EC/80L188EC.
13
相關PDF資料 |
PDF描述 |
|---|---|
| TS80C186EC20 | MICROPROCESSOR|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| TS80L186EC-13 | 16-Bit Microprocessor |
| TS80L188EC13 | MICROPROCESSOR|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| TS80L188EC-13 | 16-Bit Microprocessor |
| TS80C194 | 16-Bit Microcontroller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TS80C186EC-16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| TS80C186EC20 | 功能描述:IC MPU 16-BIT 5V 20MHZ 100-MQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| TS80C186XL-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| TS80C186XL12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|16-BIT|CMOS|QFP|80PIN|PLASTIC |
| TS80C186XL-16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
發布緊急采購，3分鐘左右您將得到回復。