- 您現在的位置：買賣IC網 > PDF目錄365960 > TS80C31X2-VLAR (Atmel Corp.) 8-bit CMOS Microcontroller ROMless PDF資料下載
參數資料
| 型號： | TS80C31X2-VLAR |
| 廠商： | Atmel Corp. |
| 英文描述： | 8-bit CMOS Microcontroller ROMless |
| 中文描述： | 8位CMOS微控制器無ROM |
| 文件頁數： | 5/40頁 |
| 文件大小： | 484K |
| 代理商： | TS80C31X2-VLAR |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Rev. A - Mar. 19, 1999
5
Preliminary
TS80C31X2
Table 2. Pin Description for 40/44 pin packages
PIN NUMBER
TYPE
DIL
LCC
VQFP 1.4
Ground:
0V reference
1
39
I
Optional Ground:
Contact the Sales Office for ground connection.
Power Supply:
This is the power supply voltage for normal, idle and power-
down operation
39-32
43-36
37-30
I/O
Port 0
: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s
written to them float and can be used as high impedance inputs. Port 0 is also
the multiplexed low-order address and data bus during access to external program
and data memory. In this application, it uses strong internal pull-up when emitting
1s.
1-8
2-9
40-44
1-3
pins that have 1s written to them are pulled high by the internal pull-ups and
can be used as inputs. As inputs, Port 1 pins that are externally pulled low will
source current because of the internal pull-ups.
21-28
24-31
18-25
I/O
Port 2
: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2
pins that have 1s written to them are pulled high by the internal pull-ups and
can be used as inputs. As inputs, Port 2 pins that are externally pulled low will
source current because of the internal pull-ups. Port 2 emits the high-order address
byte during fetches from external program memory and during accesses to external
data memory that use 16-bit addresses (MOVX @DPTR).In this application, it
uses strong internal pull-ups emitting 1s. During accesses to external data memory
that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR.
10-17
11,
13-19
7-13
pins that have 1s written to them are pulled high by the internal pull-ups and
can be used as inputs. As inputs, Port 3 pins that are externally pulled low will
source current because of the internal pull-ups. Port 3 also serves the special
features of the 80C51 family, as listed below.
10
11
5
I
RXD (P3.0):
Serial input port
11
13
7
O
TXD (P3.1):
Serial output port
12
14
8
I
INT0 (P3.2):
External interrupt 0
13
15
9
I
INT1 (P3.3):
External interrupt 1
14
16
10
I
T0 (P3.4):
Timer 0 external input
15
17
11
I
T1 (P3.5):
Timer 1 external input
16
18
12
O
WR (P3.6):
External data memory write strobe
17
19
13
O
RD (P3.7):
External data memory read strobe
9
10
4
I
Reset:
A high on this pin for two machine cycles while the oscillator is running,
resets the device. An internal diffused resistor to V
SS
permits a power-on reset
using only an external capacitor to V
CC.
30
33
27
O (I)
Address Latch Enable:
Output pulse for latching the low byte of the address
during an access to external memory. In normal operation, ALE is emitted at a
constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used
for external timing or clocking. Note that one ALE pulse is skipped during each
access to external data memory.
29
32
26
O
Program Store ENable:
The read strobe to external program memory. When
executing code from the external program memory, PSEN is activated twice each
machine cycle, except that two PSEN activations are skipped during each access
to external data memory. PSEN is not activated during fetches from internal
program memory.
31
35
29
I
External Access Enable:
EA must be externally held low to enable the device
to fetch code from external program memory locations.
19
21
15
I
Crystal 1:
Input to the inverting oscillator amplifier and input to the internal
clock generator circuits.
18
20
14
O
Crystal 2:
Output from the inverting oscillator amplifier
MNEMONIC
NAME AND FUNCTION
V
SS
Vss1
20
22
16
I
V
CC
40
44
38
I
P0.0-P0.7
P1.0-P1.7
I/O
Port 1:
Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1
P2.0-P2.7
P3.0-P3.7
5,
I/O
Port 3:
Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3
Reset
ALE
PSEN
EA
XTAL1
XTAL2
相關PDF資料 |
PDF描述 |
|---|---|
| TS80C31X2-VLBB | 8-bit CMOS Microcontroller ROMless |
| TS80C31X2-VLBD | 8-bit CMOS Microcontroller ROMless |
| TS80C31X2-VLBR | 8-bit CMOS Microcontroller ROMless |
| TS80C31X2-VLCB | 8-bit CMOS Microcontroller ROMless |
| TS80C31X2-VLCD | 8-bit CMOS Microcontroller ROMless |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TS80C31X2-VLBB | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller ROMless |
| TS80C31X2-VLBD | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller ROMless |
| TS80C31X2-VLBR | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller ROMless |
| TS80C31X2-VLCB | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller ROMless |
| TS80C31X2-VLCD | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller ROMless |
發布緊急采購，3分鐘左右您將得到回復。