- 您現在的位置：買賣IC網 > PDF目錄365955 > TS80L188EC-13 16-Bit Microprocessor PDF資料下載
參數資料
| 型號： | TS80L188EC-13 |
| 元件分類： | 16位微控制器 |
| 英文描述： | 16-Bit Microprocessor |
| 中文描述： | 16位微處理器 |
| 文件頁數： | 12/57頁 |
| 文件大?。?/td> | 585K |
| 代理商： | TS80L188EC-13 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
80C186EC/188EC, 80L186EC/188EC
Table 2. Pin Descriptions
(Continued)
Pin Name
Pin
Type
Input
Type
Output
States
Pin Description
RD
O
D
H(Z)
R(Z)
I(1)
P(1)
ReaD
output signals that the accessed memory or I/O
device should drive data information onto the data bus.
WR
O
D
H(Z)
R(Z)
I(1)
P(1)
WRite
output signals that data available on the data bus are
to be written into the accessed memory or I/O device.
READY
I
A(L)
S(L)
(Note 1)
D
READY
input to signal the completion of a bus cycle. READY
must be active to terminate any 80C186EC bus cycle, unless
it is ignored by correctly programming the Chip-Select unit.
DEN
O
D
H(Z)
R(Z)
I(1)
P(1)
Data ENable
output to control the enable of bi-directional
transceivers in a buffered system. DEN is active only when
data is to be transferred on the bus.
DT/R
O
D
H(Z)
R(Z)
I(X)
P(X)
Data Transmit/Receive
output controls the direction of a bi-
directional buffer in a buffered system.
LOCK
I/O
A(L)
H(Z)
R(Z)
I(X)
P(X)
LOCK
output indicates that the bus cycle in progress is not
interruptable. The processor will not service other bus
requests (such as HOLD) while LOCK is active. This pin is
configured as a weakly held high input while RESIN is active
and must not be driven low.
HOLD
I
A(L)
D
HOLD
request input to signal that an external bus master
wishes to gain control of the local bus. The processor will
relinquish control of the local bus between instruction
boundaries that are not LOCKed.
HLDA
O
D
H(1)
R(0)
I(0)
P(0)
HoLD Acknowledge
output to indicate that the processor
has relinquished control of the local bus. When HLDA is
asserted, the processor will (or has) floated its data bus and
control signals allowing another bus master to drive the
signals directly.
NCS
O
D
H(1)
R(1)
I(1)
P(1)
Numerics Coprocessor Select
output is generated when
acessing a numerics coprocessor. This signal does not exist
on the 80C188EC/80L188EC.
ERROR
I
A(L)
D
ERROR
input that indicates the last numerics processor
extension operation resulted in an exception condition. An
interrupt TYPE 16 is generated if ERROR is sampled active
at the beginning of a numerics operation. Systems not using
an 80C187 must tie ERROR to V
CC
. This signal does not
exist on the 80C188EC/80L188EC.
NOTE:
Pin names in parentheses apply to the 80C188EC/80L188EC.
12
相關PDF資料 |
PDF描述 |
|---|---|
| TS80C194 | 16-Bit Microcontroller |
| LN80C194 | 16-Bit Microcontroller |
| LN83C194 | 16-Bit Microcontroller |
| LS80C194 | 16-Bit Microcontroller |
| LS83C194 | 16-Bit Microcontroller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TS-80S | 制造商:Ultimate Support Systems 功能描述:Silver Original Speaker Stand 制造商:ULTIMATE SUPPORT 功能描述:ORIGINAL SPEAKER STAND SILVER |
| TS81 | 功能描述:T-STRUT 1" X 8.12" ALUMINUM RoHS:是 類別:盒，外殼，支架 >> 卡架 - 配件 系列:VectorPak™ 標準包裝:1 系列:VectorPak™ 附件類型:EFP 模塊 適用于相關產品:PCB |
| TS810 | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:Microprocessor Reset Circuit |
| TS81000 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Efficiency Receiver Controller for Wireless Power Systems |
| TS81001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Efficiency Receiver Controller for Wireless Power Systems |
發布緊急采購，3分鐘左右您將得到回復。