欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TS8388BCFS9NB2ZB9
廠商: ATMEL CORP
元件分類: ADC
英文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝: CERAMIC, QFP-68
文件頁數: 39/43頁
文件大小: 825K
代理商: TS8388BCFS9NB2ZB9
TS8388BFS
5/42
Preliminary Beta Site
3.3.
ELECTRICAL OPERATING CHARACTERISTICS
VEE = DVEE = -5 V ; VCC = +5 V ; VIN -VINB = 500 mVpp Full Scale differential input ;
Digital outputs 75 or 50
differentially terminated ;
Tj (typical) = 70
°C. Full temperature range : -55°C < Tc ; Tj < +125°C
Parameter
Symb
Temp
Test
level
Min
Typ
Max
Unit
POWER REQUIREMENTS
Positive supply voltage
Analog
Digital (ECL)
Digital (LVDS)
VCC
VPLUSD
II,IV
4.75
1.4
5
0
2.4
5.25
2.6
V
Positive supply current
Analog
Digital
ICC
IPLUSD
II, IV
400
120
425
130
mA
Negative supply voltage
VEE
Full
IV
-5.25
-5
-4.75
V
Negative supply current
Analog
Digital
AIEE
DIEE
II,IV
170
140
185
160
mA
Nominal power dissipation
PD
Full
II
IV
3.6
3.8
3.7
3.9
W
Power supply rejection ratio
(note 2)
PSRR
IV
+/- 0.5
mV/V
RESOLUTION
8
bits
ANALOG INPUTS
Full Scale Input Voltage range (differential mode)
( 0 Volt common mode voltage )
VIN
VINB
Full
IV
-125
125
mV
Full Scale Input Voltage range (single–ended input option )
(see Application Notes)
VIN
VINB
Full
IV
-250
0
250
mV
Analog input capacitance
CIN
Full
IV
3
3.5
pF
Input bias current
IIN
Full
IV
10
20
A
Input Resistance
RIN
Full
IV
0.5
1
M
Full Power input Bandwidth
FPBW
Full
IV
1.3
1.5
GHz
Small Signal input Bandwidth (10 % full scale)
SSBW
Full
IV
1.5
1.7
GHz
CLOCK INPUTS
Logic compatibility for clock inputs
(note 10 )
(see Application Notes)
ECL or specified clock input
power level in dBm
ECL Clock inputs voltages (VCLK or VCLKB) :
Full
IV
Logic “0” voltage
VIL
-1.5
V
Logic “1” voltage
VIH
-1.1
V
Logic “0” current
IIL
5
A
Logic “1” current
IIH
5
A
Clock input power level into 50
termination
DBm into 50
Clock input power level
Full
IV
-2
4
10
dBm
Clock input capacitance
CCLK
Full
IV
3
3.5
pF
相關PDF資料
PDF描述
TS8388BVFS9QC1ZB9 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BCFS9QB1ZB9 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BVFS9NC3ZB9 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BVFS9QC1ZB9 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BCFS9QB3ZB9 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關代理商/技術參數
參數描述
TS8388BCG 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A/D CONVERTER
TS8388BCGL 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BCGL (+LID) 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BMF 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BMFB/Q 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
主站蜘蛛池模板: 张家川| 四川省| 札达县| 宣汉县| 泗洪县| 远安县| 临沂市| 昌乐县| 信阳市| 双辽市| 陕西省| 闽清县| 吉木乃县| 德昌县| 临颍县| 繁峙县| 怀集县| 循化| 辽宁省| 乐昌市| 南皮县| 庆云县| 东阿县| 枣庄市| 双峰县| 和平县| 西宁市| 陇西县| 北辰区| 长沙市| 清新县| 德惠市| 尤溪县| 祁阳县| 乐平市| 彰武县| 龙陵县| 樟树市| 沽源县| 宣威市| 平阳县|