- 您現在的位置：買賣IC網 > PDF目錄98298 > TS8388BMFS9NB3ZB9 (E2V TECHNOLOGIES PLC) 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 PDF資料下載
參數資料
| 型號： | TS8388BMFS9NB3ZB9 |
| 廠商： | E2V TECHNOLOGIES PLC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| 封裝： | CERAMIC, QFP-68 |
| 文件頁數： | 12/43頁 |
| 文件大小： | 825K |
| 代理商： | TS8388BMFS9NB3ZB9 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
TS8388BFS
2
/42
Preliminary Beta Site
TABLE OF CONTENTS
1.
SIMPLIFIED BLOCK DIAGRAM ....................................................................................................................................3
2.
FUNCTIONAL DESCRIPTION.........................................................................................................................................3
3.
SPECIFICATIONS ..............................................................................................................................................................4
3.1.
ABSOLUTE MAXIMUM RATINGS (SEE NOTES BELOW) ....................................................................................................................... 4
3.2.
RECOMMENDED CONDITIONS OF USE...................................................................................................................................................... 4
3.3.
ELECTRICAL OPERATING CHARACTERISTICS.............................................................................................................................. 5
3.4.
TIMING DIAGRAMS ................................................................................................................................................................................ 9
3.5.
EXPLANATION OF TEST LEVELS................................................................................................................................................... 10
3.6.
WAFER SCREENING....................................................................................................................................................................... 10
3.7.
FUNCTIONS DESCRIPTION............................................................................................................................................................ 11
3.8.
DIGITAL OUTPUT CODING ............................................................................................................................................................. 11
4.
PACKAGE DESCRIPTION. ............................................................................................................................................12
4.1.
TS8388BFS PIN DESCRIPTION ...................................................................................................................................................... 12
4.2.
TS8388BFS PINOUT........................................................................................................................................................................ 13
4.3.
OUTLINE DIMENSIONS – 68 PINS CQFP......................................................................................................................................... 14
4.4.
THERMAL CHARACTERISTICS ...................................................................................................................................................... 15
5.
TYPICAL CHARACTERIZATION RESULTS .............................................................................................................16
5.1.
STATIC LINEARITY – FS = 50 MSPS / FIN = 10 MHZ...................................................................................................................... 16
5.2.
EFFECTIVE NUMBER OF BITS VERSUS POWER SUPPLIES VARIATION ................................................................................... 17
5.3.
TYPICAL FFT RESULTS .................................................................................................................................................................. 18
5.4.
SPURIOUS FREE DYNAMIC RANGE VERSUS INPUT AMPLITUDE .............................................................................................. 19
5.5.
DYNAMIC PERFORMANCE VERSUS ANALOG INPUT FREQUENCY ........................................................................................... 20
5.6.
EFFECTIVE NUMBER OF BITS (ENOB) VERSUS SAMPLING FREQUENCY ................................................................................ 20
5.7.
SFDR VERSUS SAMPLING FREQUENCY ...................................................................................................................................... 21
5.8.
TS8388BFS ADC PERFORMANCES VERSUS JUNCTION TEMPERATURE ................................................................................. 22
5.9.
TYPICAL FULL POWER INPUT BANDWIDTH ................................................................................................................................. 23
5.10.
ADC STEP RESPONSE............................................................................................................................................................... 24
6.
DEFINITION OF TERMS ................................................................................................................................................25
7.
APPLYING THE TS8388BFS...........................................................................................................................................27
7.1.
TIMING INFORMATIONS ................................................................................................................................................................. 27
7.2.
PRINCIPLE OF DATA READY SIGNAL CONTROL BY DRRB INPUT COMMAND .......................................................................... 28
7.3.
ANALOG INPUTS (VIN) (VINB) ........................................................................................................................................................ 29
7.4.
CLOCK INPUTS (CLK) (CLKB)......................................................................................................................................................... 30
7.5.
CLOCK SIGNAL DUTY CYCLE ADJUST ......................................................................................................................................... 31
7.6.
NOISE IMMUNITY INFORMATIONS ................................................................................................................................................ 31
7.7.
DIGITAL OUTPUTS.......................................................................................................................................................................... 32
7.8.
OUT OF RANGE BIT ........................................................................................................................................................................ 35
7.9.
GRAY OR BINARY OUTPUT DATA FORMAT SELECT................................................................................................................... 35
7.10.
DIODE PIN 49 .............................................................................................................................................................................. 35
7.11.
ADC GAIN CONTROL PIN 60 ...................................................................................................................................................... 36
8.
EQUIVALENT INPUT / OUTPUT SCHEMATICS.......................................................................................................37
8.1.
EQUIVALENT ANALOG INPUT CIRCUIT AND ESD PROTECTIONS.............................................................................................. 37
8.2.
EQUIVALENT ANALOG CLOCK INPUT CIRCUIT AND ESD PROTECTIONS................................................................................. 37
8.3.
EQUIVALENT DATA OUTPUT BUFFER CIRCUIT AND ESD PROTECTIONS ................................................................................ 38
8.4.
ADC GAIN ADJUST EQUIVALENT INPUT CIRCUITS AND ESD PROTECTIONS .......................................................................... 38
8.5.
GORB EQUIVALENT INPUT SCHEMATIC AND ESD PROTECTIONS............................................................................................ 39
8.6.
DRRB EQUIVALENT INPUT SCHEMATIC AND ESD PROTECTIONS ............................................................................................ 39
9.
TSEV8388BF : CHIP EVALUATION BOARD (SEE SEPARATE TSEV8388BF SPECIFICATION)....................40
10.
ORDERING INFORMATION......................................................................................................................................41
10.1.
PACKAGE DEVICE ........................................................................................................................................................................... 41
10.2.
EVALUATION BOARD ....................................................................................................................................................................... 41
相關PDF資料 |
PDF描述 |
|---|---|
| TS8388BMFS9NC1ZB9 | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMFS9NC2ZB9 | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMFS9QC1ZB9 | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMFS9QC2ZB9 | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BVFS9NB3ZB9 | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TS8388BMFS9NC2 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS |
| TS8388BMFS9NC3 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS |
| TS8388BMFSB/Q | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BVF | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BVFS | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
發布緊急采購，3分鐘左右您將得到回復。