欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： TS8388BMFS9NC2ZB9
廠商： E2V TECHNOLOGIES PLC
元件分類： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝： CERAMIC, QFP-68
文件頁(yè)數(shù)： 25/43頁(yè)
文件大小： 825K
代理商： TS8388BMFS9NC2ZB9
TS8388BFS
31/42
Preliminary Beta Site
7.4.3.
SINGLE ENDED ECL CLOCK INPUT
In single–ended configuration enter on CLK ( resp. CLKB ) pin , with the inverted phase Clock input pin CLKB (respectively CLK) connected to -
1.3V through the 50 ohms termination resistor.
The inphase input amplitude is 1 Volt peak to peak, centered on -1.3 Volt common mode.
Single ended Clock input (ECL):
VCLK common mode = -1.3 Volt.
VCLKB = -1.3 Volt
-0.8V
[V]
t
-1.8V
VCLK
VCLKB = -1.3 V
7.5.
CLOCK SIGNAL DUTY CYCLE ADJUST
At fast sampling rates, ( 1 GSPS and above), the device performance ( especially the SNR ) may be improved by tuning the Clock duty cycle
(CLK,CLKB).
In single ended configuration, when using a sinewave clock generator, the clock signal duty cycle can be easily adjusted by simply offseting the
inphase clock signal using a biasing tee, (as the out of phase clock input is at ground level ).
Single ended Clock input (Inphase clock input common mode shifted)
VCLK common mode = -180mV
VCLKB = 0 Volt
[V]
t
VCLK - 180 mV
VCLKB = ( 0 V )
-0.5V
40 %
60 %
+0.5V
Note 1 : Do not exceed 10 dBm into the 50 ohms termination resistor for single clock input power level.
Note 2 : For an input CLK signal of 4 dBm into 50 ohms, the typical offset value to achieve a 40 / 60 clock duty cycle is -180 mV on CLK.
7.6.
NOISE IMMUNITY INFORMATIONS
Circuit noise immunity performance begins at design level.
Efforts have been made on the design in order to make the device as insensitive as possible to chip environment perturbations resulting from
the circuit itself or induced by external circuitry.
(Cascode stages isolation, internal damping resistors, clamps, internal (onchip) decoupling capacitors.)
Furthermore, the fully differential operation from analog input up to the digital outputs provides enhanced noise immunity by common mode
noise rejection.
Common mode noise voltage induced on the differential analog and clock inputs will be canceled out by these balanced differential amplifiers.
Moreover, proper active signals shielding has been provided on the chip to reduce the amount of coupled noise on the active inputs :
The analog inputs and clock inputs of the TS8388BFS device have been surrounded by ground pins, which must be directly connected to the
external ground plane.
相關(guān)PDF資料
PDF描述
TS8388BMFS9QC1ZB9 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFS9QC2ZB9 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BVFS9NB3ZB9 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BVFS9NC1ZB9 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BVFS9NC2ZB9 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8388BMFS9NC3 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
TS8388BMFSB/Q 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVF 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVFS 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVGL 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 江津市| 皋兰县| 讷河市| 元氏县| 西林县| 慈溪市| 丰台区| 定州市| 和田市| 富平县| 新密市| 衡阳县| 逊克县| 巴楚县| 天祝| 唐山市| 乐业县| 桦川县| 北流市| 屏边| 南川市| 万盛区| 太仆寺旗| 墨江| 崇州市| 麻城市| 女性| 延寿县| 枣庄市| 唐海县| 营山县| 仪征市| 涪陵区| 陆良县| 仁布县| 婺源县| 夏津县| 滨州市| 深泽县| 乐昌市| 丹寨县|