- 您現在的位置：買賣IC網 > PDF目錄98301 > TSA1204IFT (STMICROELECTRONICS) 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 PDF資料下載
參數資料
| 型號： | TSA1204IFT |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | ADC |
| 英文描述： | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| 封裝： | 7 X 7 MM, PLASTIC, TQFP-48 |
| 文件頁數： | 4/21頁 |
| 文件大小： | 498K |
| 代理商： | TSA1204IFT |
12/21
TSA1204 APPLICATION NOTE
DETAILED INFORMATION
The TSA1204 is a dual-channel, 12-bit resolution
analog to digital converter based on a pipeline
structure and the latest deep submicron CMOS
process to achieve the best performances in
terms of linearity and power consumption.
Each channel achieves 12-bit resolution through
the pipeline structure which consists of 12 internal
conversion stages in which the analog signal is
fed and sequentially converted into digital data. A
latency time of 7 clock periods is necessary to ob-
tain the digitized data on the output bus.
The input signals are simultaneously sampled on
both channels on the rising edge of the clock. The
output data is valid on the rising edge of the clock
for I channel and on the falling edge of the clock
for Q channel. The digital data out from the differ-
ent stages must be time delayed depending on
their order of conversion. Then a digital data cor-
rection completes the processing and ensures the
validity of the ending codes on the output bus.
The structure has been specifically designed to
accept differential signals only.
COMPLEMENTARY FUNCTIONS
Some functionalities have been added in order to
simplify as much as possible the application
board. These operational modes are described as
followed.
Output Enable (OEB)
When set to low level (VIL), all digital outputs
remain active and are in low impedance state.
When set to high level (VIH), all digital outputs
buffers are in high impedance state while the
converter goes on sampling. When OEB is set to a
low level again, the data are then present on the
output with a very short Ton delay.
Therefore, this allows the chip select of the device.
The timing diagram summarizes this functionality.
In order to remain in the normal operating mode,
this pin should be grounded through a low value of
resistor.
SELECT
The digital data out from each ADC cores are mul-
tiplexed together to share the same output bus.
This prevents from increasing the number of pins
and enables to keep the same package as single
channel ADC like TSA1201.
The selection of the channel information is done
through the "SELECT" pin. When set to high level
(VIH), the I channel data are present on the bus
D0-D11. When set to low level (VIL), the Q chan-
nel data are on the output bus D0-D11.
Connecting SELECT to CLK allows I and Q chan-
nels to be simultaneously present on D0-D11; I
channel on the rising edge of the clock and Q
channel on the falling edge of the clock. (see tim-
ing diagram page 2).
REFERENCES AND COMMON MODE
CONNECTION
VREFM must be always connected externally.
Internal reference and common mode
In the default configuration, the ADC operates with
its own reference and common mode voltages
generated by its internal bandgap. VREFM pins
are connected externally to the Analog Ground
while VREFP (respectively INCM) are set to their
internal voltage of 0.89V (respectively 0.46V). It is
recommended to decouple the VREFP and INCM
pins in order to minimize low and high frequency
noise (refer to Figure 1)
Figure 1 : Internal reference and common mode
setting
TSA1204
VIN
VINB
VREFM
1.03V
VREFP
330pF
4.7uF
10nF
INCM
330pF
4.7uF
10nF
0.57V
相關PDF資料 |
PDF描述 |
|---|---|
| TSA1204IF | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TSA1401IF | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TSA1401IFT | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TSA5522TD-T | PLL FREQUENCY SYNTHESIZER, 1400 MHz, PDSO16 |
| TSC2003IPWRQ1 | SPECIALTY CONSUMER CIRCUIT, PDSO16 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSA1204IFT-E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Dual channel 12-bit 20Msps 120mW A/D converter |
| TSA13 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS |
| TSA14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS |
| TSA1401 | 制造商:STMicroelectronics 功能描述:OBS COMM TO USE AS PROTO'S FOR SPACE APPLICATIONS - Bulk |
| TSA1401IF | 功能描述:IC ADC 14BIT 20MSPS 85MW 48TQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
發布緊急采購，3分鐘左右您將得到回復。